Atmel AT24C08, AT24C16 Schematics

Features

• Medium-voltage and Standard-voltage Operation

– 5.0 (V
– 2.7 (V

• Internally Organized 128 x 8 (1K), 256 x 8 (2K), 512 x 8 (4K),

1024 x 8 (8K) or 2048 x 8 (16K)

• Two-wire Serial Interface

• Schmitt Trigger, Filtered Inputs for Noise Suppression

• Bi-directional Data Transfer Protocol

• 100 kHz (2.7V) and 400 kHz (5V) Compatibility

• Write Protect Pin for Hardware Data Protection

• 8-byte Page (1K, 2K), 16-byte Page (4K, 8K, 16K) Write Modes

• Partial Page Writes are Allowed

• Self-timed Write Cycle (5 ms max)

• High-reliability

– Endurance: 1 Million Write Cycles
– Data Retention: 100 Years

• 8-lead PDIP and 8-lead JEDEC SOIC Packages

= 4.5V to 5.5V)

CC

= 2.7V to 5.5V)

CC

Two-wire
Automotive
Serial EEPROM

1K (128 x 8)

Description

The AT24C01A/02/04/08/16 provides 1024/2048/4096/8192/16384 bits of serial elec­trically erasable and programmable read-only memory (EEPROM) organized as
128/256/512/1024/2048 words of 8 bits each. The device is optimized for use in many
automotive applications where low-power and low-voltage operation are essential.
The AT24C01A/02/04/08/16 is available in space-saving 8-lead PDIP and 8-lead
JEDEC SOIC packages and is accessed via a two-wire serial interface. In addition,
the entire family is available in 5.0V (4.5V to 5.5V) and 2.7V (2.7V to 5.5V) versions.

Table 1. Pin Configuration

Pin Name Function

A0 - A2 Address Inputs

SDA Serial Data

SCL Serial Clock Input

WP Write Protect

NC No Connect

GND

8-lead PDIP

1

A0

2

A1

3

A2

4

8-lead SOIC

8

VCC

7

WP

6

SCL

5

SDA

2K (256 x 8)

4K (512 x 8)

8K (1024 x 8)

16K (2048 x 8)

AT24C01A
AT24C02
AT24C04
AT24C08
AT24C16

Note: 1. This device is not recom-

mended for new designs.
Please refer to AT24C08A.

2. This device is not recom­mended for new designs.
Please refer to AT24C16A.

(1)

(2)

A0
A1
A2

GND

1
2
3
4

VCC

8

WP

7

SCL

6

SDA

5

3256F–SEEPR–10/04

1

Absolute Maximum Ratings

Operating Temperature......................................−55°C to +125°C

Storage Temperature .........................................−65°C to +150°C

Voltage on Any Pin

with Respect to Ground........................................ −1.0V to +7.0V

Maximum Operating Voltage .......................................... 6.25V

DC Output Current........................................................ 5.0 mA

Figure 1. Block Diagram

*NOTICE: Stresses beyond those listed under “Absolute

Maximum Ratings” may cause permanent dam­age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.

Pin Description SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each

EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is
open-drain driven and may be wire-ORed with any number of other open-drain or open­collector devices.

DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device
address inputs that are hard wired for the AT24C01A and the AT24C02. As many as
eight 1K/2K devices may be addressed on a single bus system (device addressing is
discussed in detail under the Device Addressing section).

The AT24C04 uses the A2 and A1 inputs for hard wire addressing and a total of four 4K
devices may be addressed on a single bus system. The A0 pin is a no connect.

2

AT24C01A/02/04/08/16

3256F–SEEPR–10/04

AT24C01A/02/04/08/16

The AT24C08 only uses the A2 input for hardwire addressing and a total of two 8K
devices may be addressed on a single bus system. The A0 and A1 pins are no
connects.

The AT24C16 does not use the device address pins, which limits the number of devices
on a single bus to one. The A0, A1 and A2 pins are no connects.

WRITE PROTECT (WP): The AT24C01A/02/04/16 has a Write Protect pin that provides
hardware data protection. The Write Protect pin allows normal read/write operations
when connected to ground (GND). When the Write Protect pin is connected to V
write protection feature is enabled and operates as shown see Table 2.

Table 2. Write Protect

WP Pin
Status

At V

CC

At GND Normal Read/Write Operations

24C01A 24C02 24C04 24C08

Full (1K)
Array

Full (2K)
Array

Notes: 1. This device is not recommended for new designs. Please refer to AT24C08A.

2. This device is not recommended for new designs. Please refer to AT24C16A.

Part of the Array Protected

Full (4K)
Array

(1)

Normal
Read/
Write
Operation

24C16

Upper
Half
(8K)
Array

CC

, the

(2)

Memory Organization AT24C01A, 1K SERIAL EEPROM: Internally organized with 16 pages of 8 bytes each,

the 1K requires a 7-bit data word address for random word addressing.

AT24C02, 2K SERIAL EEPROM: Internally organized with 32 pages of 8 bytes each,
the 2K requires an 8-bit data word address for random word addressing.

AT24C04, 4K SERIAL EEPROM: Internally organized with 32 pages of 16 bytes each,
the 4K requires a 9-bit data word address for random word addressing.

AT24C08, 8K SERIAL EEPROM: Internally organized with 64 pages of 16 bytes each,
the 8K requires a 10-bit data word address for random word addressing.

AT24C16, 16K SERIAL EEPROM: Internally organized with 128 pages of 16 bytes
each, the 16K requires an 11-bit data word address for random word addressing.

3256F–SEEPR–10/04

3

Table 3. Pin Capacitance

(1)

Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +2.7V.

Symbol Test Condition Max Units Conditions

C

I/O

C

IN

Input/Output Capacitance (SDA) 8 pF V

I/O

= 0V

Input Capacitance (A0, A1, A2, SCL) 6 pF VIN = 0V

Note: 1. This parameter is characterized and is not 100% tested.

Table 4. DC Characteristics
Applicable over recommended operating range from: T

= −40°C to +125°C, VCC = +2.7V to +5.5V (unless otherwise

A

noted).

Symbol Parameter Test Condition Min Typ Max Units

V

CC1

V

CC2

I

CC

I

CC

I

SB1

I

SB2

I

LI

I

LO

V

IL

V

IH

V

OL2

V

OL1

Notes: 1. V

Supply Voltage 2.7 5.5 V

Supply Voltage 4.5 5.5 V

Supply Current VCC = 5.0V READ at 100 kHz 0.4 1.0 mA

Supply Current VCC = 5.0V WRITE at 100 kHz 2.0 3.0 mA

Standby Current VCC = 2.7V VIN = VCC or V

Standby Current VCC = 5.0V VIN = VCC or V

Input Leakage Current VIN = VCC or V

Output Leakage Current V

Input Low Level

Input High Level

(1)

(1)

OUT

= V

CC

or V

SS

SS

SS

SS

−0.6 VCC x 0.3 V

VCC x 0.7 VCC + 0.5 V

1.6 4.0 µA

8.0 18.0 µA

0.10 3.0 µA

0.05 3.0 µA

Output Low Level VCC = 3.0V IOL = 2.1 mA 0.4 V

Output Low Level VCC = 1.8V IOL = 0.15 mA 0.2 V

min and V

IL

max are reference only and are not tested.

IH

4

AT24C01A/02/04/08/16

3256F–SEEPR–10/04

Table 5. AC Characteristics
Applicable over recommended operating range from T
100 pF (unless otherwise noted).

AT24C01A/02/04/08/16

= −40°C to +125°C, VCC = +2.7V to +5.5V, CL = 1 TTL Gate and

A

AT24C01A/02/04/08,

2.7V AT24C16, 2.7V

Symbol Parameter

f

SCL

t

LOW

t

HIGH

t

I

t

AA

t

BUF

t

HD.STA

t

SU.STA

t

HD.DAT

t

SU.DAT

t

R

t

F

t

SU.STO

t

DH

t

WR

Endurance 5.0V, 25°C1M1M1M

Clock Frequency, SCL 400

Clock Pulse Width Low 1.2 1.2 1.2 µs

Clock Pulse Width High 0.6 0.6 0.6 µs

Noise Suppression Time

(2)

Clock Low to Data Out Valid 0.1 0.9 0.1 0.9 0.1 0.9 µs

Time the bus must be free before
a new transmission can start

(3)

1.2 1.2 1.2 µs

Start Hold Time 0.6 0.6 0.6 µs

Start Set-up Time 0.6 0.6 0.6 µs

Data In Hold Time 0 0 0 µs

Data In Set-up Time 100 100 100 ns

Inputs Rise Time

Inputs Fall Time

(3)

(3)

Stop Set-up Time 0.6 0.6 0.6 µs

Data Out Hold Time 50 50 50 ns

Write Cycle Time 5 5 5 ms

(1)

400 400 kHz

50 50 50 ns

300 300 300 ns

300 300 300 ns

AT24C01A/02/04/08/16,

5.0V

UnitsMin Max Min Max Min Max

Write

Cycles

Notes: 1. The AT24C01A/02/04/08 bearing the process letter “D” on the package (the mark is located in the lower right corner on the

topside of the package), guarantees 400 kHz (2.5V, 2.7V).

2. This parameter is characterized and is not 100% tested (T

= 25°C).

A

3. This parameter is characterized and is not 100% tested.

Device Operation CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an exter-

nal device. Data on the SDA pin may change only during SCL low time periods (see
Figure 4 on page 7). Data changes during SCL high periods will indicate a start or stop
condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition
which must precede any other command (see Figure 5 on page 7).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition.
After a read sequence, the stop command will place the EEPROM in a standby power
mode (see Figure 5 on page 7).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the
EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has
received each word. This happens during the ninth clock cycle.

3256F–SEEPR–10/04

5

STANDBY MODE: The AT24C01A/02/04/08/16 features a low-power standby mode

which is enabled: (a) upon power-up and (b) after the receipt of the Stop bit and the
completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any 2­wire part can be reset by following these steps:

1. Clock up to 9 cycles.

2. Look for SDA high in each cycle while SCL is high.

3. Create a start condition.

Bus Timing

Figure 2. SCL: Serial Clock, SDA: Serial Data I/O

Write Cycle Timing

Figure 3. SCL: Serial Clock, SDA: Serial Data I/O

SCL

SDA

WORDn

Note: 1. The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

8th BIT

ACK

STOP

CONDITION

(1)

t

wr

START

CONDITION

6

AT24C01A/02/04/08/16

3256F–SEEPR–10/04

Figure 4. Data Validity

Figure 5. Start and Stop Definition

AT24C01A/02/04/08/16

Figure 6. Output Acknowledge

3256F–SEEPR–10/04

7

Device Addressing The 1K, 2K, 4K, 8K and 16K EEPROM devices all require an 8-bit device address word

following a start condition to enable the chip for a read or write operation (see Figure 7
on page 9).

The device address word consists of a mandatory one, zero sequence for the first four
most significant bits as shown. This is common to all the EEPROM devices.

The next 3 bits are the A2, A1 and A0 device address bits for the 1K/2K EEPROM.
These 3 bits must compare to their corresponding hard-wired input pins.

The 4K EEPROM only uses the A2 and A1 device address bits with the third bit being a
memory page address bit. The two device address bits must compare to their corre­sponding hard-wired input pins. The A0 pin is no connect.

The 8K EEPROM only uses the A2 device address bit with the next 2 bits being for
memory page addressing. The A2 bit must compare to its corresponding hard-wired
input pin. The A1 and A0 pins are no connect.

The 16K does not use any device address bits but instead the 3 bits are used for mem­ory page addressing. These page addressing bits on the 4K, 8K and 16K devices
should be considered the most significant bits of the data word address which follows.
The A0, A1 and A2 pins are no connect.

The eighth bit of the device address is the read/write operation select bit. A read opera­tion is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is
not made, the chip will return to a standby state.

Write Operations BYTE WRITE: A write operation requires an 8-bit data word address following the

device address word and acknowledgment. Upon receipt of this address, the EEPROM
will again respond with a zero and then clock in the first 8-bit data word. Following
receipt of the 8-bit data word, the EEPROM will output a zero and the addressing
device, such as a microcontroller, must terminate the write sequence with a stop condi­tion. At this time the EEPROM enters an internally timed write cycle, t
nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will
not respond until the write is complete (see Figure 8 on page 10).

PAG E W R IT E : The 1K/2K EEPROM is capable of an 8-byte page write, and the 4K, 8K
and 16K devices are capable of 16-byte page writes.

A page write is initiated the same as a byte write, but the microcontroller does not send
a stop condition after the first data word is clocked in. Instead, after the EEPROM
acknowledges receipt of the first data word, the microcontroller can transmit up to seven
(1K/2K) or fifteen (4K, 8K, 16K) more data words. The EEPROM will respond with a zero
after each data word received. The microcontroller must terminate the page write
sequence with a stop condition (see Figure 9 on page 10).

The data word address lower three (1K/2K) or four (4K, 8K, 16K) bits are internally
incremented following the receipt of each data word. The higher data word address bits
are not incremented, retaining the memory page row location. When the word address,
internally generated, reaches the page boundary, the following byte is placed at the
beginning of the same page. If more than eight (1K/2K) or sixteen (4K, 8K, 16K) data
words are transmitted to the EEPROM, the data word address will “roll over” and previ­ous data will be overwritten.

, to the

WR

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the
EEPROM inputs are disabled, acknowledge polling can be initiated. This involves send-

8

AT24C01A/02/04/08/16

3256F–SEEPR–10/04

AT24C01A/02/04/08/16

ing a start condition followed by the device address word. The read/write bit is
representative of the operation desired. Only if the internal write cycle has completed
will the EEPROM respond with a zero allowing the read or write sequence to continue.

Read Operations Read operations are initiated the same way as write operations with the exception that

the read/write select bit in the device address word is set to one. There are three read
operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the
last address accessed during the last read or write operation, incremented by one. This
address stays valid between operations as long as the chip power is maintained. The
address “roll over” during read is from the last byte of the last memory page to the first
byte of the first page. The address “roll over” during write is from the last byte of the cur­rent page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and
acknowledged by the EEPROM, the current address data word is serially clocked out.
The microcontroller does not respond with an input zero but does generate a following
stop condition (see Figure 10 on page 10).

RANDOM READ: A random read requires a “dummy” byte write sequence to load in the
data word address. Once the device address word and data word address are clocked
in and acknowledged by the EEPROM, the microcontroller must generate another start
condition. The microcontroller now initiates a current address read by sending a device
address with the read/write select bit high. The EEPROM acknowledges the device
address and serially clocks out the data word. The microcontroller does not respond
with a zero but does generate a following stop condition (see Figure 11 on page 11).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or
a random address read. After the microcontroller receives a data word, it responds with
an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to
increment the data word address and serially clock out sequential data words. When the
memory address limit is reached, the data word address will “roll over” and the sequen­tial read will continue. The sequential read operation is terminated when the
microcontroller does not respond with a zero but does generate a following stop condi­tion (see Figure 12 on page 11).

Figure 7. Device Address

3256F–SEEPR–10/04

9

Figure 8. Byte Write

Figure 9. Page Write

(* = DON’T CARE bit for 1K)

Figure 10. Current Address Read

10

AT24C01A/02/04/08/16

3256F–SEEPR–10/04

Figure 11. Random Read

(* = DON’T CARE bit for 1K)

Figure 12. Sequential Read

AT24C01A/02/04/08/16

3256F–SEEPR–10/04

11

AT24C01A Ordering Information

Ordering Code Package Operation Range

AT24C01A-10PA-5.0C
AT24C01A-10SA-5.0C

AT24C01A-10PA-2.7C
AT24C01A-10SA-2.7C

8P3
8S1

8P3
8S1

Automotive

(−40°C to 125°C)

Automotive

(−40°C to 125°C)

Package Type

8P3 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)

8S1 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)

Options

−5.0 Standard Operation (4.5V to 5.5V)

−2.7 Low-voltage (2.7V to 5.5V)

12

AT24C01A/02/04/08/16

3256F–SEEPR–10/04

AT24C01A/02/04/08/16

AT24C02 Ordering Information

Ordering Code Package Operation Range

AT24C02-10PA-5.0C
AT24C02N-10SA-5.0C

AT24C02-10PA-2.7C
AT24C02N-10SA-2.7C

8P3
8S1

8P3
8S1

Automotive

(−40°C to 125°C)

Automotive

(−40°C to 125°C)

Package Type

8P3 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)

8S1 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)

Options

−5.0 Standard Operation (4.5V to 5.5V)

−2.7 Low-voltage (2.7V to 5.5V)

3256F–SEEPR–10/04

13

AT24C04 Ordering Information

Ordering Code Package Operation Range

AT24C04-10PA-5.0C
AT24C04N-10SA-5.0C

AT24C04-10PA-2.7C
AT24C04N-10SA-2.7C

8P3
8S1

8P3
8S1

Automotive

(−40°C to 125°C)

Automotive

(−40°C to 125°C)

Package Type

8P3 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)

8S1 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)

Options

−5.0 Standard Operation (4.5V to 5.5V)

−2.7 Low-voltage (2.7V to 5.5V)

14

AT24C01A/02/04/08/16

3256F–SEEPR–10/04

AT24C01A/02/04/08/16

AT24C 08

Ordering Code Package Operation Range

AT24C08-10PA-5.0C
AT24C08N-10SA-5.0C

AT24C08-10PA-2.7C
AT24C08N-10SA-2.7C

Note: 1. This device is not recommended for new designs. Please refer to AT24C08A.

(1)

Ordering Information

8P3
8S1

8P3
8S1

Automotive

(−40°C to 125°C)

Automotive

(−40°C to 125°C)

Package Type

8P3 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)

8S1 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)

Options

−5.0 Standard Operation (4.5V to 5.5V)

−2.7 Low-voltage (2.7V to 5.5V)

3256F–SEEPR–10/04

15

AT24C 16

Ordering Code Package Operation Range

AT24C16-10PA-5.0C
AT24C16N-10SA-5.0C

AT24C16-10PA-2.7C
AT24C16N-10SA-2.7C

Note: 1. This device is not recommended for new designs. Please refer to AT24C16A.

(1)

Ordering Information

8P3
8S1

8P3
8S1

Automotive

(−40°C to 125°C)

Automotive

(−40°C to 125°C)

Package Type

8P3 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)

8S1 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)

Options

−5.0 Standard Operation (4.5V to 5.5V)

−2.7 Low-voltage (2.7V to 5.5V)

16

AT24C01A/02/04/08/16

3256F–SEEPR–10/04

Packaging Information

8P3 – PDIP

AT24C01A/02/04/08/16

D1

b3

4 PLCS

Top View

D

e

Side View

1

E

E1

N

c

eA

End View

COMMON DIMENSIONS

(Unit of Measure = inches)

b

b2

A2 A

SYMBOL

A

A2 0.115 0.130 0.195

b 0.014 0.018 0.022 5

b2 0.045 0.060 0.070 6

b3 0.030 0.039 0.045 6

c 0.008 0.010 0.014

D 0.355 0.365 0.400 3

L

D1 0.005

E 0.300 0.310 0.325 4

E1 0.240 0.250 0.280 3

e 0.100 BSC

eA 0.300 BSC 4

L 0.115 0.130 0.150 2

MIN

NOM

–

MAX

–

0.210 2

–

–

3

NOTE

Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA, for additional information.

2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.

3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.

4. E and eA measured with the leads constrained to be perpendicu

5. Pointed or rounded lead tips are preferred to ease insertion.

6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).

TITLE

2325 Orchard Parkway

R

San Jose, CA 95131

3256F–SEEPR–10/04

8P3, 8-lead, 0.300" Wide Body, Plastic Dual
In-line Package (PDIP)

lar to datum.

DRAWING NO.

8P3

01/09/02

REV.

B

17

8S1 – JEDEC SOIC

C

1

Top View

E

N

∅

E1

L

End View

e

D

Side View

b

A

SYMBOL

A1

A 1.70 2.16

A1 0.05 0.25

b 0.35 0.48 5

C 0.15 0.35 5

D 5.13 5.35

E1 5.18 5.40 2, 3

E 7.70 8.26

L 0.51 0.85

∅

e 1.27 BSC 4

COMMON DIMENSIONS

(Unit of Measure = mm)

MIN

0° 8°

NOM

MAX

NOTE

Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information.

2. Mismatch of the upper and lower dies and resin burrs are not included.

3. It is recommended that upper and lower cavities be equal. If they are different, the larger dimension shall be regarded.

4. Determines the true geometric position.

5. Values b and C apply to pb/Sn solder plated terminal. The standard thickness of the solder layer sha

TITLE

8S2, 8-lead, 0.209" Body, Plastic Small
Outline Package (EIAJ)

18

2325 Orchard Parkway

R

San Jose, CA 95131

AT24C01A/02/04/08/16

ll be 0.010 +0.010/−0.005 mm.

DRAWING NO.

8S2

3256F–SEEPR–10/04

10/7/03

REV.

C

Atmel Corporation Atmel Operations

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: [phone]
Fax: [phone]

Regional Headquarters

Europe

Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: [phone]
Fax: [phone]

Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: [phone]
Fax: [phone]

Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: [phone]
Fax: [phone]

Memory

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: [phone]
Fax: [phone]

Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: [phone]
Fax: [phone]

La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: [phone]
Fax: [phone]

ASIC/ASSP/Smart Cards

Zone Industrielle
13106 Rousset Cedex, France
Tel: [phone]
Fax: [phone]

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: [phone]
Fax: [phone]

Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: [phone]
Fax: [phone]

RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: [phone]
Fax: [phone]

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: [phone]
Fax: [phone]

Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom

Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: [phone]
Fax: [phone]

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-

TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN­TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT
OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no

representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel’s products are not
intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2004. All rights reserved. Atmel®, logo and combinations thereof, are registered trademarks, and Everywhere You Are
is the trademark of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Printed on recycled paper.

3256F–SEEPR–10/04

SM