
SECTION
THREE--TESTING
THE
MBGA
Overview
Test equipnent
Test Configuration
Trouble-Shooting
a
dead
unit
ST
Diagnostic
Cartridge
Power-up
RAM test
ROM
test
Color test
Keyboard
test
MIDI test
RS232 test
Audio test
Tining test
DMA test
Floppy
Disk test
Printer/Joystick
test
High
Res
Monitor
Blitter test
Clock
test
Expansion
port
test
Error
Codes
Quick
Reference
SECTION
FOUR--DISASSBMBLY/ASSEMBLY
SECTION
FIVE-.SYMPTOM
CHECKLIST
Display
problems
Disk
Drive
Problens
Keyboard
problens
MIDI
problems
R5232
problens
Printer
Problems
Hard
Disk
Problens
Real
Time
Clock
Problens
Blitter
Problens
3.1
3.1
3.2
3.2
3.4
3.4
3.6
3.7
3.7
3.9
3.9
3.
10
3.
11
3.r7
3.r2
3.
13
3.t5
3.16
3.L6
3.L7
3.r7
3.18
5.t
5.L
5.2
5.2
5.2
5.2
5.2
5.2
5.2
í.2
Mega Service
Manual
Table of
Contents

SECTION ONE
INTRODUCTION
The Mega
2
and
Mega
4 are Motorola
MC68000 nicroprocessor based
conputers with
sinilar
architectures
to the
520ST/
1040ST line. They
are
styled as
a
nain CPU
unit
with a detached
keyboard. The Mega 2 has
2 negabytes
of RAM,
the Mega 4 contains 4 negabytes. Both the Viega
2
and
Mega
4 have
a built-in 1 Megabyte
(720K
fornatted)
3,5
inch floppy
disk
drive,
and an internal switching
power
supply with built-in
cooling fan.
Since the
onty difference between
the
Mega 2
and
Mega
4 is the
size
of its RAM,
this
nar¡ual
will
use
'
Mega
'
as a
generic
tern
which
refers
to both
products.
Power Light
Disk
Drive
Drive Busy Light
FIG. 1
COMPUTER SYSTEM
Mega
Service
Manua1
ItIEGA
1.1
Introduction

The main
components
of
the
Mega 2 and
Mega
4 are:
CPU
Main board assembly
Disk drive
Power supply
& cooling
fan
RF Shield
(upper
and
lower)
CPU
Plastic case
(upper
and
lower)
KEYBOARD
Keyboard assembly
Interface board
assembly
Keyboard
Plastics
(upper
and
lower)
MOUSE
Mouse board assembly
Mouse Plastics
(upper
and
lower)
CASE
DESIGN
shows
the
CPU
portion
and figure
7
shows the
o
o
o
o
o
o
o
o
o
o
Figures
1
thru 4
keyboard
portion,
Battery
Housing
of the
IUEGA,
5
ar¡d
6
mouse.
shows
the
Cover
--
size AA Batteries
+
Top
of
Computer
(+)(-)
FIG. 2
BATTERY COMPARTMENT
Mega
Service
Manual
r.2
Introduction

SECTION
T!{O
THEORY OF OPERATION
OVERVIEW
The Mega 2 and
Mega 4 share a coruDon architecture,
using the sa.ne
LSI
chip set,
and case styling.
Ttre only difference
is the addition
of
one
ba¡rk of
2 Mega-bytes of
RAM, for a total of 4
Mega-bytes of
RAM
on
the Mega 4.
Ttre hardware can be considered
as consisting of
a
nain
systen
(central processing
unit ar¡d
support chips)
a¡rd several
Input/Output subsystens
.
Main
System
o
Mc680o0 running at SMltz
o
192 Kbyte Read Only
Memory
o
2
or 4
Mega-byte
Randon Access Menory
o
Direct Menory
Access
support
o Systen
tining and
Bus control
o
Interrupt control
Audio/Video Subsystem
o
Bit Mapped video display,
using
l2k
bytes of
RAM, relocatable
anywhere
in nenory.
There
are
three display
nodes available:
a.
32O
x 200
pixel,
16
color
palette
îron
jL2
selectÍons
b. 640
x 200
pixel,
4
color
palette
fron
!12
selections
c. 640
x
400
pixet,
nonochrone
o
BITBLiT
support
o
Monitor
interface analog:
RGB, Monochrone
o
Audio output:
programmable
sound chip
with
J
voices
Input/Output Subsystens
o
Intelligent
Keyboard
with
2
button
mouse/ioystick interface
o
Parallel
printer
interface
(Centronics)
o
RS-232C serial
interface
o
DMA
Port & connector
for
external
drive
o
Hard disk
drive
interface &
Laser
Printer
o
Musical
instrunent
network connunication
:
Musical
Instrunent
Digital
Interface
(MIDI).
o
ReaI
Time Clock with
battery
backup
o
ROM
Port
Mega
Service
ManuaL
2.7
Theory of Operation

MAIN
SYSTEM
The
main system
includes
the
microprocessing
unit,
main
nemory
(ROM
and
RAM)
,
systen
control,
intepupt
control,
and
general
purpose
DMA controller.
MicroProcessing
Unit
The
Mega uses
the
Motorola
MC68000
16 bit
external/32
bj-t
internal
data
bus,
Z4 Uit
address
bus
nicroprocessor,
running
at
I
Mflz.
Glue
Glue
(naned
because
it holds
the
systen
together)
is
such an
important
component
that
it
is
involved
in nearly
every
operation
in
thè
computer.
The
functions
nay be
sumnarÍzed
as
follows:
Clock
dividers--
takes
ttre
I
Mtlz clock
and outputs
2
Mllz and
500
KHz clocks.
Video
tining--
B-Lank,
DE
(Display
Enable),
Jlsync:
gnd Hsync
are
use¿
to
generãtlsignals
for
the
video
display.
There
is a
Ìead/Write
register
in Gtue
wfrich
nay be
written
to
configUre
for
50
or
60 Hz
operation
(done
by
the
Operating
System).
Interrupt
priority--
interrupts
fron the
MFP
and video
tining
are
codeffisofpriorityonoutputsIP11andÍPL2tothe
68000.
These
leve1s
correspond
to
no
interrupts,
MFP
interrupts,
VSYNC
interrupt,
HSYNC
interruPt.
Signa]
and
Bus
qlbitration--
Glue
decodes
addresses
to
generate
crrip
,
DMA
Controller,
Progranmable
Sound
Genàrator,
Memory
Controller,
and
ROMs.
It
receives
signals
from the
MFP,
DMA,
Menory
Controller,
to
synchronize
data
transfer.
It arbitrates
the
bus
during
DMA transfers
to
prevent
CPU and
DMA
devices
from
interfering
with
each
other
(see
DMA
below)
'
IlleEal
condition
detectiq4--Glue
asserts
Bus
Error
(BERR)
if
writing
to
ROM,
writing
byte
writing
to
system
DeII¡ory
when
the
processor
is
in user
mode.
AIso occurs
if a
device
does
not
respond within
the
required tine
linit.
For example,
the
CPU
tries to
read
from
nemory
and
the
Memory
Controller
does
not
assert
DTACK.
certain
conditions
are
violated,
such
as
sized
data
to
a word sized
register,
or
Mega Service
Ma¡rual
2.2
Theory
of
Operation

Main
Menory
Main
menory
consists
of L92 kbytes
of ROM
and
one
or
two
banks
(2
Mega-byte
each) of d¡manic RAM.
rn
addition,
the
cartridge
sLot alrows
access
to 128 Kbytes
of
ROM.
All
nenory is
directly
addressable.
The
components
of
the
ne¡nory
systen
are:
ROM,
RAM,
RAM
buffers, Menory
controller,
a¡¡d
Glue. Tt¡e
Operating
System resides
nostly
in
ROM,
wíth
optional
segnents loaded
fron
disk into RAM.
R.{M is
organized
as
16
bit
words
and
nay
be
accessed 16
bits
at a
tine
or
8 bits
at a tine.
Even nunbered
addresses refer
to the high
I
bits
of a word
and odd addresses
refer
to the low
I bits. RAIII
ís made
up
of
1 Megabit
X 1
chips; in
the Mega 2
there
are 16
chips,
giving
z
Mbytes,
while in
the Mega
4 there is
a¡r additional
bank
of L6
chips,
giving
two tines
the
nemory,
or 4 Mbytes.
BAM menory
nap:
000008-000800
Systen nenory
(priveliged
access)
000800-1FFFFF
low
bank
200000-3FFFFF
high
bank
(Mega
4 only)
Note:
the
first
8 bytes
of ROM are napped
into
addresses
O-7.
These
are reset
vectors
which the
68000 uses
on start-up.
The
Operating
Systen is located
in
two
lMeg
x
I
ROM
chips
in
current
versions
(192k).
Menory
Controller--takes
addresses fron
the address
bus and
converts
to Row Address
Strobe
(RAS)
and Column
Address
Strobe
(CAS).
All
RAIì|
accesses
are controlled
by this Atari
proprietary
chip,
which
is
progrannable
for
up to 4
Megabytes
of
nenory.
Tt¡e
Operating
System
determines how
nuch Eernory
is
present
and
prograns
the
Menory
Controller
at
poner-up.
Ttre Memory
Controller refreshes
the
dynanic
RAMs,
loads
the Video Shifter
with display
data,
and
gives
or
receives
data
during direct nernory
access
(DMA).
Glue--decodes
addresses for RAM
a¡rd ROM
a¡rd asserts
output
signals
to
enable these devices
(also
decodes
addresses for
nost
hardware
registers
to
provide
chip selects,
as well as nany
other
functions.
See Glue
description
above.
).
Direct Menory Access
Direct
menory
access is
provided
to
support both low
speed
(25O
to
500
Kilobits/sec)
and
high
speed
(up
to 8
Megabits/sec)
Sbit device
controllers.
The floppy
disks transfer
data via low
speed
DMA
and the
hard
disk
(or
other devices on the hard
disk
port)
transfer
at high
speed.
For DlvlA
to take
place,
the
Menory
Controller
is
given
the
address
of
where to tal<e data
fron
or
put
data
in
RAM,
the
DMA
Controller
is
set up
(which
channel,
high
speed or low
speed, and how
many
bytes)
and the
peripheral
is
given
a
comnand to send
or
receive
data. The
entire block of data
(the
size
must
be
given
to
the
DMA
Controller
and
the
peripheral
before the
operation
starts)
is
then
transferred
to or
from menory
without intervention
by the CPU.
Mega
Service Manual
2.3
Theory
of Operation

AUDIO/VIDEO
SUBSYSTEM
The
video
subsysten
consists
of
the video display nenory,
the
Menory
controller,
Glue,
a
graphics
control chip
(video
shifter),
a
graphics
processing
unit
(BImLiT)
,
and a discrete
section
to drive
the
video
output.
The audio
subsysten
consists
of
a
Progra.mnable
Sound
Generator
chip with a transistor
output
anplifier.
Video
Shifter
There
are 16
color
palette
registers
Ín
the shifter.
AII 16
are
nay
be used in
row resorution,
4
nay
be used
in
high
resolution,
a¡¡d
only
one
is
used in high resorution
(actuarly,
onry bit
0
of
register
0
is
used
for inverse/nornal
video). Each
palette
is
progr¡mmed
for
8
Ievels
of intensity
of red,
blue,
and
green,
so
there
are 8 x
I x I
=
112
colors
possible.
For
a
given
pixel,
the coror
which is
displayed
is
taken fron
the
palette
referred
to by
getting
infornation
from
each
logical
plane (see
description
of
video
dispray menory
betow). The
shifter
will
output the red,
green,
and
blue
levers
specified
by
that
palette;
note
there are three
outputs for
each color. Each
output is
either
on or off. Thus,
the nu¡nber
of
possible
output levels
is
Z to
the
lrd
power
=
$. The
three
outputs
are sr¡nmed
through
a resistor
network
to
proportion
the voltage level
to
give
I equal
steps. In
monochrome
node,
the
color
palettes
are bypassed
a¡rd there is
a
separate
output.
Video Display
Menory
Display
nemory
is
part
of nain nenory
with
the
physical
screen
origin
located
at the top left
corner
of the
screen.
Display
Eenory
is
configured as 1, 2,
or
4
(nigh,
nediun,
or
1ow
resolution)
Iogical
planes
interwoven
by 16 bit
words into
contiguous
nemory
to forn
one
32
Kilobyte
physical
plane
starting
at a 256 byte
half
page
boundary. The
starting address of display
Eer¡ory is
placed
in
the Menory
Controller's
Video
Base
Address
register
by
the Operating
Systen
or
application. The Menory
Controller
will load
display
infornation
into
the video
Shifter 16
uits
at a tine,
and the Video
Shifter
wirl
decode this infornation
to
generate
a seriar
dispray
strean. rn
nonochrone
mode,
each bit represents
1
pixer
on or off. rn
color,
bits
are conbined fron
each
plane
to
generate
the comect level
of red,
green,
and blue.
For
exanple, in
low resolution
(4
ptanes)
4 words
are
loaded
into
the
Video Shifter for
each
word
(16
pixels
displayed
on the
screen. Tt¡e
Video
Shifter
conbines
bit 0 from
each word
to forn
a four
bit
nunber
(0-15),
and takes the
color
from
the
palette
referenced
by that
nunber
(e.s.
0101=5,
use color from
palette
register
!)
a¡rd
outputs
those revers,
then takes
bit
1 fron
each
plane
and outputs
the coror
from
the
palette
referenced
by those four
bits,
etc.
Mega
Service ManuaÌ 2.5
Theory
of Operation

Real
Tine
Clock
with
Battery Backup
Ttris
device has
counters for
Time
and Calendar
buÍIt-in. Clock
data
are expressed with BCD
code. The
lower four
address
and data
Iines
are
used to
program
the device
and access
the clock
through
signal lines
RTCCS, RTCRD, RTCh¡R
which
generated
fron
a decoder. A
RESET
line is
also
provided
to reset
the chip when
the system is reset.
The
naín clock supplied to
the devÍce is
a
32.768
l<hz
oscillator
which
will
be adjusted by a trimmer condenser
so that it
will output
through
the CLKOIJII
line
a standard
clock signal
of
16.384 Xfrz.
In
addition, a
JV
battery backup ca¡¡ be used
to
keep
the clock running
during
power
down.
For nore
detail,
please
refer
to
the application na¡rual
fron
the
nanufacturer
(RICOH
part
number RP5C15)
Mega
Service Manual 2.7
Theory
of Operation

Intelligent Keyboard
The
keyboard
trarismits
nake/break
key scan codes,
ASCII
codes,
nouse data,
joystick
data,
in response
to external
events, and
tine-
of-day data
(year,
month, day,
hour, minute,
second)
in response
to
requests by the
CPU. Comnunication is
controlled
on the
nain
board by
a
6850 device
a¡rd
on
the keyboard assenbly by the
lMHz
8 bit
HD6301
Microconputer Unit.
The HD6301 has internal RAM
and
RoM. Included in
ROM are self-test diagnostics which are
perforned
at
poh'er-up
and
whenever the
RESET
connand
is
sent over
the serial connunication
line
by the CPU.
The MC6850 is read
a¡¡d written to
by the CPU in response to
interrupts
which are
passed
to
the
CPU by Èhe
MFP interrupt
controller.
The 2 Button Mouse is
a¡r opto-mechanical
device with the
following
characteristics: a resolution of
100
counts/inch,
a
mæ<imun
velocity of
10 inches/second
and a
naxinum
pulse phase
error of
50
percent.
The
joystick/nouse
port
has inputs
for
up, down,
left, ríght, right
button,
Ieft
button.
The right
button
equals the
joystick
trigger, a.nd the
left
button
is
wired to the second
joystick
port
trigger.
The
joystick
has
four
directions
(up,
down, etc. ) and
one trigger.
Mouse/Joystick
1
-
Up/XB
2
-
Down/XA
3 - Left/YA
4 - Right/YB
5
-
Not
Connected
6
-
Fire/Left
Bulton
7-
+sVDC
I
-
Ground
9
-
Joyl
Fire/Right
Bulton
1-up
2
-
Down
3 - Lefl
4
-
Right
5
-
Reserved
6
-
Fire
Button
7-
+SVDC
8
-
Ground
9
-
Not
Connected
FIG.
10
MOusE/JoY
PoRT
v
Joystick
3
Mega
Service Manual
2.ro
Theory
of
Operation

Disk Drive
Interface
The Mega
conputers
have
a
built-in floppy
disk controller
(a
lrJestern
Digital
L772) and
logic for
selecting
up to
trr¡o single
or
double sided drives. The Mega has one built-in
floppy disk
drive a¡rd
provision
for
one external disk drive. The hlestern Digital WDt772
Controller
services both drives. Drive
and side selection
is
done
by
outputs
on the
YM2149 PSG
chip. The CPU reads
a¡rd writes
to the
L772
through
the
DMA
Controller,
Tl:e 1772
Ínterrupts
the CPU on
the
INTR
Iine, via
the
MFP interrupt
controller. Tl:re L772
accepts
high
level
comnands, such as
seek,
fornat
track,
write
sector,
read
sector,
etc.
and
passes
data to the
DMA Controller
(see
DMA
controller under
Main
Systen,
above,
for
details
on DMA
tra¡rsfer).
The L772 ínbemupts the
CPU
when the operation
is
conplete.
The
CPU
is
freed fron
nuch
of the
overhead of disk I/0.
I
Floppy
tlsk
1 - Read Dala
2-Side0Select
3
-
Logic Ground
4 - lndex
Pulse
5-Drive0Select
6-DrivelSelect
7 - Logic
Ground
I
-
Motor
On
9 - Direction
ln
10
-
Step
FrG.
L3
EXTERNAL
FLOPPY
11
-
Write Data
12
-
Write
Gale
13
-
Track
00
14
-
Write
Protecl
PORT
Mega
Service Manual
2.13 Theory of Operation

DMA
Port;
Hard
Disk
Interface
The
hard
disk
drive
interface
is
provided through
the
DMA
controller;
the
hard
disk
controller
is off-board
and is
board
a¡rd
is sent
conna¡¡ds
via an
SCSI-like
(SnaII
Conputer
System
Interface)
command
paraneter
block.
Data
is transferred
via
DMA.
l,Jriting
to
the externâI
controller
causes
HDCS
(Hard
Disk
Chip
Se]ect)
to
go
low and
CAl
to
go
high.
DMA tra¡¡sfers
are
controlled
by
the
external
device.
fJhen
data
is available,
or
the
device
is
ready to
accept
data,
HDRQ will
be
driven
high by
the
external
controller.
The
DMA chip
nust
respond
within
2!0
nanoseconds
with
ACK
(}ow)
to
acknowledge
that
data
is on the
bus
or
has
been
read
fron the bus-
The
Memory
Cóntroller
feeds
data
to
or accepts
data
fron the
DMA
Controller.
Transfers
can
take
place
at
up
to
1 Mbyte/second.
a
Had
Disk
1-Data0
2-Dala1
3-Data2
4-Data3
5-Data4
6-Data5
7-Data6
8-Data7
9
-
Chip
Select
10
-
lnterruPt
Request
11 - Ground
1
2
-
Reset
FIG. 14
EXTERNAL
HARD DISK
aaaaaaaaaa
aaaaaaaaa
13
-
Ground
14
-
Acknowledge
'15
-
Ground
16
-
A1
17
-
Ground
18
-
Read/Write
19
-
Data
Request
PORT
Mega
Service
Manual
2.r4
Theory of
Operation

SYSTEM
STARTUP
After
a
RESET
(power-up
or reset
button) the
68000 will
start
executÍng at
the address
pointed
to by
locations
4-J, which is RoM
(GIue
maps
8 bytes of ROM
at
FC0000-J
into
the addresses
0-7).
Location
000004
points
to the start
of the operating
systen code in ROM
(FCOOOO-
FEFFFF).
The following
sequence is
then executed:
1. Perforn
a
reset instruction
(outputs
a
reset
pulse).
2. Read
the
longword
at cartridge
address
F40000. If
the
data
read
is a
"nagic
nunber",
execute fron
the cartridge
(diagnostic
cartridge tal<es over here). If not,
continue.
3.
Check for
a warn start
(see
if RAM locations
vrere
previ.ously
written), initialÍze
the nenory
controller,
and continue
running
the application which
was
running
before
the reset if
it
was a warm start.
Initialize
the
PSG
chip, deselect
disk drives.
Initialize
color
palettes
a¡rd set screen
address.
If not
a
h,arn start, zero De[¡ory.
Set up operating system variables in RAM.
Set up exception
vectors.
Initialize MFP.
Set screen
resolutÍon.
11. Attempt
to boot
floppy;
attenpt to boot
hard
disk;
run
progran
if
succeeded.
SYSTEM
ERRORS
The 68000 has a feature calted
exception
processing,
which takes
place
when an Ínterrupt or bus error is indicated
by external
logic,
or
when the CPU detects an emor
internally,
or
when certain
types of
instrtrctions
are executed.
An exception
wiII cause the CPU to fetch a
vector
(address
to a
routine)
fron
RAM
and start
processing
at the
routine
pointed
to by
the vector. E:<ception vectors
are
initialized
by
the
operating system.
Those exceptions whích
do
not have legitimate
occurrences
(interrupts
being legitimate) have
vectors
pointing
to a
general purpose
routine which wiII
display some
nunber
of bonbs
showing
on
the screen
(nushroon
clouds in
older versions of disk loaded
operating
systen).
The number of
bonbs equals the
nunber
of the
exception
which occurred.
4.
5.
6.
7.
8.
9.
10.
Mega
Service
ManuaL 2.15 Theory
of Operation

System
errors
nay or ¡nay
files
from disk wiII cause the
Verify the diskette and
disk
computer.
not
be
recoverable.
Errors
in
loading
system to crash,
necessitating
a
reset.
drive before
attempting
to repair
the
NUMBER OF BOMBS
AND MEANINGS
(No.
26,28,30, ana 64-79 wiII
not bomb, as
they are
legitinate.
)
2 Bus
Error.
Glue asserted bus error
or
CPU detected an error.
]
Address Error. Processor attenpted
to access word or
long word
sized data on an odd
address.
IIIegaI
Instruction.
Processor fetched an
instruction from
ROM
or
RAM which nas not a
legal instruction.
Zero
Divide. Processor was asked
to
perforn
a
division by zeto.
Chk
Instruction. This is a
legal instruction,
if
software uses
this,
it nust
install
a
handler.
Trapv
Instruction.
See
Chk
instruction.
Privilege Víolation. CPU
was in user
mode, tried to
access
a
location in
supervisor
address space.
Trace. If
trace
bit
is
set
in
the
status
register, the CPU will
execute
this exception after every
instruction. Used to debug
sofuware.
10 Line 1010 Ernulator.
CPU read
pattern
1010 as an
instruction.
Provided to allow user to
emulate
his own
instructions.
11 Line 1111 Emu1ator. See
Line 1010
Emulator.
12-23 Unassigned, shouLd
be
no
occurrence.
24
Spurious
Interrupt.
Bus
error
during
interrupt
processing.
25-3L Autovector
Interrupt.
Even nunbered
vectors are used, others
should
have
no
occurrence.
32-63
TRAP
Instruction.
The CPU read
instruction
which forced except-
ion
processing.
64-lg MFP
interrupts.
BO-255 User
interrupts.
Note: If
you
have an emor
nessage such
as
"T0S
ERROR
35",
then the
possible
errors are:
1- The
file in
progress
is
bad.
2- The
total
number of
folders
in
the sysLem
has
exceeded
the 4O-folder
linit. However, there
is
a
program
which
can be used to
extend this
limitation on
folders.
3-
No ha¡rdles left or
too
nany
open
files.
5
6
7
B
9
Mega
Service
Manual
2.L6
Theory of Operation

2. Disassenble
the conputer
so that the
printed
circuiÈ board is
exposed
(see
Section 4,
Disassenbly).
Power up the conputer.
Using
a¡¡
oscilloscope,
verify
the SMHz clock
to
the
68000
CPU
(pin
15).
Replace oscillator if necessary.
Tt¡en check
pin
17
(HALT)
of the
68000 CPU.
It
should be a
TIL
high. If so,
go
on ro
I
below. If
not,
the CPU
is halted. The
reasons may
be:
(1)
bad
reset
circuit,
(2)
doubte bus error,
3)
bad CPU.
Check
(1)
bV observing signal
on
input
of the tn¡o
inverters
on
the
HALT line. Check
(2)
by
observing
pín
22
of the CPU
(BERR)
as the unÍt
is
powered
on. It
should be
high
always.
If
there
are
logic low
pulses,
some
conponent is malfunctioning
a¡¡d
Glue is
generating
the error.
Verify the clocks to GIue a¡rd Menory Controller
and
replace
these
conponents
to verify then
(if
socketed).
If
still failing,
the CPU
is
unable
to
read ROM or there is a
conponent wlr-leh is not
responding
to a
read or write
by
the CPU,
probably
the
MFP
68901
or DMA Controller. The
MFP
should respond to
an
MFPCS
with DTACK.
The DMA
chip should
respond
to
FCS
by asserting RDY. There is
no
way
to check
(3)
other
than by elinination
of the other
two
possÍbilities,
although a
hot CPU
(too
hot
to touch for nore
than
a
second)
strongly
indicates
a bad
CPIJ.
3.
If
the CPU
is not halted, it
should be reading instructions
f'ron ROM
(cartridge,
if installed)
and data a¡¡d address lines will
be toggling.
(If
not, replace CPU. ) At this
point,
there
is
the
possibility
that both
the video
and
RS232
subsystems are failing.
Verify the output of the
MFP
chip
(pin
8)
while
powering
on the
unit with
the cartridge
installed. If
data
is
being sent. trace it
through the 1488 driver.
Note
that
+
a¡rd
-
12v. is required for
RS232.
If
all
looks
good,
there nay be sonething
wrong with the
connection
to the
terninai.
Verify also the output
of the
Video Shifter.
If
using an RGB
nonitor,
check the outputs to the sunnirrg
resistors
(if
external)
for R,
G, a¡¡d
B. Note
that
if BLANK is not
going
high, no
picture
will be
possible.
If using nonochrone,
check output
pin
30.
AIso
check
the
input
to the
MFP,
pin
29, M0N0M0N. Note
that
if
the CPU
does
not
read a low on this signal on
power-up,
Ít will
cause
RGB
output
on the Video Shifter.
If
the
Video Shifter
is outputti.ng a signal, but
the
picture
is unreadable,
there
is
probably
a
problen
with screen RArY. The
cartridge should be used to diagnose this
problen,
with
the
RS232
terminal
as a
display
device.
Mega
Service Manual
3.3
Testing

MEGA/ST
DIAGNOSTIC CARTRIDGE
The
diagnostic cartridge
is used to detect a¡rd isolate
conponent failures
in
the conputers
(52O/LO4O
and Mega). There
are
several
revisions;
this docunent
refers to
revision
4.0. Users of
earlier
versions
should
refer to the appropriate
Troubleshooting
Guide. This section
gives
a brief
guide
to use with a description
of each test, error codes
or
pass/fail
criteria, and
recommendations
on
repaír.
Power-up
The
diagnostic
program perforns
several tests on
power-up.
In
particular,
the
nessage
"Testing
MFP, GIue tining,
Video will
appear,
a¡rd the screen will appear scrambled
for a few
seconds
before the
menu is
printed.
The screen will
turn
red
(dark
background in nonochrone)
if
a¡r emor occurs
in
the
initial
testing, with a
message indicating
the
failure. The lowest
2
Kbytes of RAIü is tested on
power-up;
if
a
locatíon fails,
the
error wiII be
printed
to the
R5232
device.
It is
assumed that
if
RAM is failing,
Lhe
screen nay not be
readable
a¡¡d
program
execution will
fail
because there
is no
stack
or
system variables.
The
progra¡n
will continue to test
RAM and
print
emors, but
no
screen will be displayed
(the
screen
¡nay turn
red).
Repair RAM.
If
the
keyboard fails, it will
be
inactivated. The
user nust
connect
a
terninal to the
R5232
port.
The
diagnostic
progra¡n
looks
for keystrokes fron
the
RS232
device.
If
the display
is
unreadable,
the
RS232
terminal should be
used.
All nessages
are
printed
to the
R5232
port
as
weII
as the
screen.
Test Menu
The normaL
screen will be dark blue
with white letters. The
test title and
revision nunber
are displayed at the
top,
with the
anount of
RAM
and
keyboard
controller
revision below, and a test
menu
below that.
To
select tests, the user types the
keys
corresponding to those tests, and then the
return key. Many
iterations of the test or tests chosen ca¡r be
run
by typing
in
the
nunber
of cycles
just
before typing RETURN. Typing a zeto will
cause the test sequence to
run continuously. To
stop a cycle
before
completion,
hit the
escape
key
(there
nay
be sone delay
in
sone tests before
the
test
stops). As
each cycle conpletes, the
total
numbers of cycles will be
displayed
on the screen.
Mega
Service
Manual
3.4
Testing

Sumnary of
Tests
RAM TEST
RAM is tested
in
three stages:
low
2 kbytes,
niddle
(up
to
64t¡, a¡rd
fron
64t
to top.
The test
patterns
used
are: all ls, all
0s, a counting
pattern
(data=low
word of
the address)
'
reverse
counting
pattern (data=conplenent
of address
low
word).
The
counÈing
pattern
is copied
fron the top
and
botton of a
J2
Kbyte
buffer
into
the current
J2
Kbytes
of
video
RAM, then shifts video
RAM
to a
new
area,
verifies
the
pattern,
and
repeats
the test,
until the top of
RAM
is reached.
Finally, addressing at 64t
boundaries
is
checked
by writÍng
unique
pattern
in last 216
bytes
of
each
64t Utoct.
If an error occurs,
the error
code
is displayed, followed by
the address, data
written,
data
read, and the bits which did
not
agree.
E.g.:
"
R2 45603E W:603E
R:613c bad bits:
1,8".
In
units
having nore than one ba¡rk
(i.e.,
1040ST, MEGA4)
the
address as
well as the bit
position
nust be used to find the
correct chip.
The following table
gives
a
correspondence between
the addresses and banks
for
various
models:
520
O-7ffff
bank 0
Soooo-rrrrr
100000'lfffff
200000-3fffff
1040
bank
0
bank
1
Vlega
2
bank
0
barrk 0
bank
0
Mega
4
bank 0
bank
0
bank 0
bank 1
(A
bank
is
a
16 bit wide
group
of RAMs.
A bank
nay
consist
of 256k
bit
chips--256k
x 16
=
4
UUit or
JL2k
bytes--or
lMbit chips--lMbit
x 16
=
16 Mbit
or
2 Mbytes.)
RAM ERROR CODES
Except where
noted,
repair by
replacing the
RAM
chip
corresponding to the
indicated bit(s).
R0--1ow nenory failed while setting
up to
run
test.
Rl--failed walking
1s
or 0s.
R2--failed
address
(counting pattern)
.
RJ--failed
64t< boundary
test.
Probable failure
in
Controller.
n4--failed
while displaying area
tested
(video
RAM).
Memory
Mega
Service
Manual
3.6
Testing

ROM TEST
Ttris
test reads
the configuration
bytes
of the operating
systen to deternine
the version, tanguage/country,
and
TV standard
(PAL
or
NTSC).
AII bytes from
operating
system
ROMs
are then
read
and the checksuns are
calculated.
These
values are conpared
against known
value
with
checksuns for
this version
to
deternine
if
good
or bad.
Six checksuns
are displayed,
although
there
may
be only
two
ROMs
in
the machine
(sone
machines have six
128K
ROltls;
sone have
two
1
neg ROM'S).
The
test fails if
the
checksun calculated does
not natch
the
checksun expected for
the configuration
byte
found
(e.S.
Version
2, French).
Incorrect
checksums are
indicated
by a
nessage. If
an
error is
displayed, replace
the correspondÍng
ROM. In
a two
ROM
set,
replace
the
low ROM if
any of
L0, L1,
or
L2
showed an
error,
or replace
the
high ROM if
any of H0, H1,
or
H2
showed an error.
New
revisions of
T0S
witl cause this
test to
fail if
not
incorporated
into the current version
of the diagnostic. If
you
receive T0S revisions
before
receiving
the
diagnostic revision,
it
will
be
necessary
to
verify
the
checksr¡¡ns
yourself.
COLOR TEST
This
test verifies the Video
Shifter. Seven color ba¡rds are
displayed:
red,
green,
blue, cyan, nagenta,
yellow,
and white.
Each
band consists of 8
leve1s
of
intensity. All
16 color
palettes
are represented, each
palette
is
a vertical strip across the
screen
(strips
should
not
be discernable, but each color
should
be
a straight
líne
across
the
screen).
Because
of the tight tining
involved,
keystroke
intemupts
will
cause
the display
to
jitter.
The
operator
should see
that
there
are
no
gaps
or
missing
sca¡r
lines in
the display.
If lines
are
nissing,
check the three
outputs on the Video Shifter for that color, and verify the values
of the resistors on the output. Too
low
a brightness setting on
the nonitor
will cause
the
nonitor
not to distinguish between fine
levels, making it
appear there are only
four levels
being output.
The
Video Shifter
has three
outputs
for red
(R0,
R1, R2),
green
(G0,
G1, G2)
and blue
(80,
81, B2l. Each
of
these
triples
is
sunmed together by a resistor network to
give
eight levels of
intensity for
each color,
depending
on which of the outputs are
on.
The
values of the
resistors
give
different weight to each out-
put.
The
value of the
resistor
at
R0
is twice that of R1, which
is
twice that of
R2. This
allows us to
get
8 equal steps on the
sumned outputs. For exanple,
R0
on
,
R1
and R2 off
=
L/8, R0
off,
Rl and R2 on
=
7 /8.
this
signal then
passes
through a transistor
anplifier,
and
fron there to the video
nonitor
connector.
NOTE :
this resistor
network is incorporated into the full custon chip
in
later versions of the video shifter
(C101608).
Video shifter
which has
part
nunber C101608
or CO7O7I3
has
pin
1
connected
to
to
signal
line BLANK. Shifter with
part
nunber CO259I4 will
have
pin
1 connected to a
pull-down
resistor R144,10K,
and signat
line
BLANK
will be connected
to diodes D9, D10, D11.
Mega
Service
Manual
3.7
Testing

RS232
TESTS
t'irst the
RS232 control
lines
are
tested
(which
are tied
together
by the
loopback
connect,or),
then
the data
loopback is
tested.
Data
is checked transnissing?receiving
using a
polling
nethod
first, then
using
interrupts.
Data
is transnitted
at
300,
600,
LãOO...t92OO
bps.
Data
tra¡rsnission
is
perforned
by the
MF?
and
the
1488
and
f489 driver
and
receiver
chips.
Interrupts
are
a
function of the
MFP. Control
lines
are output
by the
PSG chip and
input on the
MFP.
Note that
this
test
does
not
thoroughly
test
the
drive
capability
of the
port,
as the
RS,232 device
nay
requÍre
voltage
swings
of
12 volts
& there
are
no
load resisters
in the serial
port
diagnostic
connector.
If
the
test
passes,
but the
unit
fails
in
use,
it is
likely that
the
1488 or
f489
cfrips
are
bad.
R5232
ERRoR
CoDES
Data transmission
error:
S0--Data
not received.
Check signal
path:
MF?
pin
8 to J6
pin
2
via
1488 to J6
pin
3
to
MFP
pin
9
via
1489.
Sl--Daca
nisnatch.
Data read was
not what
was sent.
Check
integrity of
the signal.
May be bad
driver,
receiver,
or
MFP.
S2--Input
frane
error.
Incorrect
tine between
start
and stop
bits.
Probable
MFP failure.
S3--Input
parity
emor.
Input data
had
incomect
parity.
Probable MFP
faÍIure.
S4--Input
data overrun.
A byte
was
received before
the
CPU read
the
previous
byte.
MFP failure or,
less like1y,
GIue
failure.
S5--No
IRQ. CPU did
not detect
an
interrupt
by the,MFP.
MFP
or
GIue failure.
S6--Tra¡rsmit
error.
MFP
transnitter
failed.
S7--Tra¡rsnit
error
interrupt.
An
error
condition
was ereated
intentionally
to cause
an
interrupt,
and
MFP didn't
respond.
S8--Receive
error
interrupt.
intentionally to
cause
an
respond.
An
error
condition
h,as created
interrupt,
and
the
MFP did
not
S9-'RI/DTR
connection.
Signal
sent at
DTR
is not detected
at
RI.
SA--DCD/DTR
connection.
Signal
sent
at
DTR
is not detected
at
DCD.
SB--RTS/CTS
connection.
Sig¡al
sent
at
RTS
is not detected
at
CTS'
Mega
Service
Manual
3.
10
Testing

AUDIO
TEST
Outputs
a low
to high
sweep on each of the three
sound
channels.
One cycle
of each cha¡rnel
is
perforned.
If
a
channel
is
nissing, replace
the
PSG
chip.
If
no sound is heard,
verify the
output
of the
chip wÍth an oscilloscope,
and trace the
signal
to
the
nonitor
output
connector.
If
no output from
the
PSG,
verify
the
PSG
Ís being
selected
by
running
the
printer
port
or
RS232
test
(these
tests
both select the PSG).
TIMING TESTS
These
tests
are
run
at
power-up
as well as
being selectable
fron
the
nenu.
Ttre MFP
timers, the
GIue
tining for
VSYNC a¡rd
HSYNC,
a¡¡d the Menory Controller video
display
counters are
tested. Tt¡e
video display
test
redirects
display nenory
throughout
RAIII
a¡rd
verifies
that
the correct
addresses are
generated.
Odd
patterns
nay flash
on screen as this test is run. Tt¡ere
are
two
tests
which
check the bus timing
for
the
1772
and
PSG
chips. An
error
Dessage
is
printed
to the screen,
then the test is run. If
the test
passes,
the
nessage
1s
erased.
If
not, a Bus Error
will
occur
and the nessage will renain. If
a terninal is
connected to
the
RS232
port,
the
nessage
will
not
be erased,
but
'rPass"
will be
printed.
TIMING TEST ERROR
CODES
TO--MFP
tiner
error.
One
or
nore
of the
four
tiners in the MFP did
not
generate
an
interrupt
on counting down
Tl--Vertical
Sync.
GIue is not
generating
vertical-
sync
in
the
required
tine
period.
T2--Horízontal
Sync. Glue
is not
generating
horizontal
s¡mc
in
the
required
time
period.
T3--Display
Enable. Glue is not
generating
DE
output
or
the IIIFP
is
not
generating
an
interrupt.
t4--Video
Counter Error. The nenory
controller is not
generating
the correct addresses
for
the display. This
will
result fn
a
broken-up dÍsplay in
sone or all display
nodes.
.-
f
ruu
lt)
T5--PSG
Bus Error. Ttre PSG
chip
is
defective.
T6--L772 Bus Error. The LlJ2
chíp
is
defective.
Mega
Service Manual
3.11
Testing

\/o'
DMA TESTS
Four
sectors
(2048
bytes)
of data
are h¡ritten to the RAM
on
the
port
test fixture via high speed
DMA,
then
read
back a¡rd
verified. Tt¡is test Ís
repeated nany
tines
for RAIII
addresses
throughout the
rarìge
of
RAM.
DMA TEST ERROR CODES
DO--DMA
tined out.
No DMA
occurred due
to faulty DMA Controller,
GIue, or
Memory
Controller, or the
HDII{Î interrupt was not
processed
by the
MF?.
The failure can be
isolated
by seeing
íf
the
DMA Controller responds to
HDRQ fron
the test fixture
with
ACK.
Verify the
MF? by seeing that the HDII{T input
causes
an
INTR output fron the
MFP.
D1--DMA
counter error.
the nunber
of bytes transferred was
incorrect. The Menory Controller or
DMA
Controller is bad.
D2--Data nisnatch
emor.
Ttre
data
received fron
the
DMA
port
was
not
the sa¡De as the data sent.
Replace
the
DMA
Controller. If
the
problen persists,
check the
data lines
to the
port
for
opens a¡rd shorts.
A
third
possibility
is
that a defective
7lJ2 is
loading the bus.
D3--DMA not responding. DMA
controller
could not respond
to a data
resquest fron
the external controller.
Replace
the
DMA
chip.
FLOPPY DISK
TESTS
The Floppy Main Menu
Floppy
disk drive
routine
(I{ARNING
--
all choices
except
2,6,7
write to the disk)
1)
Quick
Test
2) Read Alignnent Disk
3)
Disk
Interchange
Test
4
)
oist<
E;<erciser
5)
Check copy
protect
tracks
(80-82)
6)
Test
Speed
7)
InstaII
disk dríves
In
single test
noder
a
r¡enu is displayed showing seven options:
1.
Quick
test.
For
each
disk
installed, fornats,
writes, and
reads
tracks
0,
L,
and
79
of side 0.
If double
sided,
fornats
a¡rd
rvrites
track
79
of side
1
and
verifies
that side 0 was
not
overwritten.
If
no
disks are
installed,
checks to see what
drives are online and
if
they are
double or
single
sided.
To
assure that the drive are correctly tested, the
operator should
install
(nenu
option 6) before calting the
test. Once the
test is
run,
the drives become
installed,
and
will
be
displayed on the nenu screen
(below
the
RAM
size).
Mega
Service
Manual
3.72
Testing

Read
track.
Continuously reads
a
track,
for checking
alignment
with an analog alignnent
diskette.
The
track
to
be read
nay
be
input
by the
operator.
If
"Return"
is
pressed
without entering
a nunber, the default
is
track 40.
Interchangeability test. Checks to see
if diskettes
fron two
disk drives each can be
read
by the other
disk drive.
4.
Disk exerciser.
A nore
thorough disk test;
tests all
sectors
on the disk
for
a¡r
indefinite
period
of tine.
Copy Protect Tracks. Tests tracks 80-82,
which are used
by
some
softrùare conpanies for
copy
protection).
Not all
failures
are cause
for replacenent because sone
nanufacturers disk
drives will
not
write to these tracks.
Test speed.
The rotational speed of the drive
Ís tested and
displayed on the screen
as the
period
of
rotation.
The
acceptable
range is
196-204 nitliseconds. The híghest and
lowest
values
measured are displayed.
The
test stops
when any
key is
pressed.
InstaII
disks.
Specify
how nany and what type of disks to test.
If nore
than
one test
is
selected
from
the
nain nenu, the
floppy nenu will
not
appear,
but the
Quick
Test
will be selected
autonatically.
FLOPPY TE.ST ERROR
CODES
No floppies connected--the
controller
cannot
read
:Lndex
pulses.
The
cable
nay be
inproperly connected,
or the clrive
has
no
pohrer,
or the
drive
is faulty.
F0--Drive
not
selected.
Drive
was
installed, but
failed attenpting
resLore
(seek
to
track 0).
Check cornection of cables,
pourer
to drive. Verify
the
light
on
the
front
of the
drive
goes
on.
Listen for the sound
of the
head
seeking
(the
slide
on the
diskette should
open).
If
all
this occurs,
TRO
(pin
23
on
the
1772')
should
go
Iow.
If
so,
check
for
an
interrupt on
pin
28
of the
7772. If
none, replace the
1772. Else trace
the
interrupt to the
MFP,
verify
that
the
MF? responds be
asserting
INTR.
If the drive
is not being selected
(no
light), check the
PSG chip.
Pin 20 should
go
low when drive
A
is
selected, and
pin
19
should
go
low when drive
B
is
selected.
If
not, replace the
PSG.
F1,F2,Fl errors of
previous
versions
have
been
deleted.
The error
nessage now says
"Error
liriting"
(or
reading or
formatting),
and displays
a
nore
specific
emor
nessage, €.8.,
"F9
CRC
errortt.
2.
3.
5.
6.
7.
Mega
Service
Manual
3.
13
Testing

F4--Seek
error.
Verify that the
STEP,
MO,
and
DIRC
outputs
fron
t,l:e
1772
are
sent to the drÍve. Probable failure
in
the L772,
but
the drive is
also suspect.
Fl--lirite
protected.
Check the
write
If
0K, verify
that the ldP input
during
the test; if it is,
then
not,
the
problem
is
with the
disk
protect
tab on the
diskette.
(L772 pin
2l) is
going
low
the 1772 Is
defective;
if
drive.
F6--Read
compare
error. Data read
from
the
disk
was not
what was
supposed
to be
written. Check in
the following
order:
diskette,
disk drive, L772,
and
DMA Controller.
F7--DMA
error.
DMA
Controller
could
not respond
to a
request
for
DMA. Replace
the
DMA
Controller. If
emor
persists,
check
FDRQ
whÍle running
the test. It
should nornally
be low
and
go
high
with
each data byte
transfemed. If
stuck high,
push
the
reset
button
a¡rd verify
that
MR
(L772
pin
13)
goes
low.
If
not,
trace RESHI
to
its
source.
If MR
is
0K, but FDRQ
is
still stuck, replace
E}r'e
1772.
F8--DI{A
count
error. Replace
the Memory
Controller,
not fix
it, replace
the
DMA
Controller.
if
that does
F!--CRC
error. The
diskette
or disk
drive
nay
be bad,
else replace
Ehe 1772.
FA--Record
not found.
The L772
could not read
a
sector
header.
May
be
a bad diskette,
drive
or
L772. If
the test. fails
drive A
but not
drive
B,
Ehe
1772 is
not
at
fault
(likewise
fails
B
not
A).
FB--Lost
data. Data
was transferred
to t}:e L772 faster
than the
1772
could tra¡rsfer
to the
DMA
Controller. If DMA
Port
test
passes,
the tJl2 is
probably
bad.
The DII{A
Controller
could
also be
at
fault.
FC--Side
select
emor--single sided
drive. The test tried
to
write
both
sides of the
diskette, but writing
side
1
caused side
0
to
be overwritten.
FD--Drive
not ready.
The fornat/write/read
operation
timed-out.
Probably
a
bad disk drive. Verify
by checking
another drive.
Could
also be a faulty L772.
Soft Error
=
does not
cause a failure
after 1 retry.
(If
doesn't
fail
a second time.
)
Hard Error
=
failed
second
retry.
Unit
will
halt if
you
reach any
of the
following:
20 read
errors, 20
write errors or
!
fornat
errors.
Mega
Service
Manual
3.
14
Testing

PRII.ITER AND
JOYSTICK
PORT TF"STS
The
port
test
fixture
is
used to test
the
paralle1 printer
port
and
joystick
ports.
The
parallel port
test
writes
to
a latch
on
the test
fixture and reads
back data.
The
joystick
port
test
outputs data on the
parallel port,
which
is
directed through
the
test fixture
to the
Joystick
ports.
The keyboard
reads
the
joystick
data
in response
to connands
from
the
CPU. The
cables
connecting the
joystick
ports
to the test
fixture nust not be
reversed,
or the
printer
and
joystick
tests will
fail.
PRTNTER/JoYSTTCK ERRoR CoDES
Po--Printer
port
error.
Data read fron the
printer
port
was
not
what was written. Verify that
the
data
lines
on the
PSG
chip
(pins
6-13) are toggling
when
the test
is run. If not, run
the RS232 test.
If
the
RI-DTR
and
DCD-DTR
errors occur, the
chip
is
probably
not being
selected.
Check if
the chip
-
selects are being activated
and
the
2ütlz
cLock
is
present.
If
the
PSG is
selected and
not
outputting signals,
replace it.
If
the data
lines toggle, verify
continuity.
AIso verify
that
J1l
(Joystick
0)
pin
3
is
pulled
up. Verify the test
fixture
is
good
by testing
another conputer.
If it is
0K,
replace
the
PSG.
P1--Busy input
error.
The
input
to the
MFP is
not being
read,
or
the STROBE output
fron
the
PSG
is not
functioning, or
Joystick 0
pin
I
is not connected.
If
the
P0
error also
occurs, see
handling
for
that. Othervise,
look
for
a signal
amiving at
MFP
pín
22 fron
J5
pin
11. If no signal at J5,
the test
fixture may be bad. Verify
with
another conputer.
JO--Joystick
Port
0.
Ttre
keyboard input is not functioning. If
the
Busy input
error occurs,
fix
that
first.
othervise,
replace
the
keyboard. If error
persists,
check continuity
fron J11
pins
1,2,3,4
to ltZ
pins
12,10,9,8 respectively.
Jl--Joystick
Port 1. The
keyboard input is not functioning. If
the
Busy
input error occurs,
fix
that
first.
otherwise,
replace
the
keyboard. If
error
persists,
check continuity
fron J11
pins
1
,2,3,4
to ttZ
pins
J,5,4,1
respectívely.
J2--Joystick time-out.
Joystick
inputs
rdere si¡rulated
by
outputting data on the
printer port
and routing Ít via the
test fixture to the
joystick
ports.
Joystick
inputs
are
detected
by
the
keyboard and sent to the CPU via the 68¡0.
This
error ca¡¡ be
caused by
printer port
failure
(code
P0),
keyboard faílure,
keyboard-CPU connunication line, or a
faulty
test
fixture.
If
the
porter-up
keyboard
test
passes,
this elininates
any
problen
with
keyboard-CPU
communication.
Mega
Service
Manual
3.r5
Testing

J3--Left
button
input.
If Pl emor
occurs,
fix
that
first.
0therwise
replace
the
keyboard.
0n the
520ST,
also check
continuity
from J10
pin
6 to ltZ
pin
11.
J4--Right
button
input.
If
Pl
emor
occurs
,
fix
that
first.
Otherwise
replace
the
keyboard.
0n the
520ST,
also check
continuity
fron J10
pin
6 to JtZ
pin
6.
HIGH RESOLUTION
MONITOR
If this test
is selected
while a color
monitor
is
connected,
a
message
is
displayed
to
connect the
nonochrone nonitor. The
CPU
waits
for an
interrupt
from the
MONOMON
input
to the
MFP, and when
received
(the
operator
connects the
nonochrone
nonitor),
changes
the
dÍsplay to
high
resolution.
Ttre display screen shows
horizontal and
vertical
lines, each
2
pixels
in
width.
Ttre
screen
will
reverse every
two seconds.
ltlhen the
operator sees the display
is
correct,
he
unplugs
the
nonochrone
nonitor and
re-connects
the
RGB
nonitor
a¡rd
the display
should
return
to
nornal.
GRAPHICS
CHIP
(BLiTTER)
This tests the
abÍIity
of the
BITBLiT to
Eove blocks
of nenory
around and
perform
logical operations
on the
data.
No
patterns
appear
on the screen.
Ma¡ry different
error
messages are
possible
(G0-G13)
,
but the
action
for
any emor
is the sa¡ne:
replace the
chip.
A faulty
BLiTTER
may
cause
a
BUS
ERROR.
REAL-TIIúE CLOCK
The test saves
the
current
time and
date,
and writes a
new
time, waits
one second,
and
verifies
that
hours,
minutes, seconds,
etc.
have all
rolled over.
The
is repeated
for a¡rother
date to
verify all
registers.
EXPANSION
CONNECTOR
This
test,
for
Mega
modeJ.s,
requires the expansion
test
fixture
(the
top cover
and shield
must be
renoved to
install Èhe
test
fixture).
It tests the
expansion
interface,
in
part
by
software,
and
the
renainder
by LEDs.
The data and
address busses
and
interrupt
lines are tested
in
software.
The
control
lines fron
the CPU are
tested
with the
LEDs.
Most of the
LEDs will
go
off
after
the systen
is
turned
on and
the
Inenu appears on the
screen.
Three LEDs will
remain
lit:
BR
(bus
request),
BG
(bus grant)
and
BGACK
(bus
grant
acknowledge).
These should
go
off after
(1)
the
expansion
connector
test
is run
and
(2)
either
the
DltIA test or
floppy test are
run.
The LEDs sinply
indicate that
the
line is
toggling.
A lit LED
neans the
line
is not changing.
Mega
Service
Manual
3.t6
Testing

RAM
R0 Emor
in
low
nenory
(first
2K),
possibly
affecting
program
execution.
Rl Error
in RAM
chip.
R2 Address
error.
Bad RAItl
chip
or
memory
controller.
Address
line
not
working.
R3 Address
error at 64k boundary.
R4 Error
during
video
RAM test. Bad
RAM
chip.
KEYBOARD
K0
Stuck
key
K1 Keyboard
controller is not responding.
KZ
Keyboard
controller
reports
error.
MIDI
M0 Data not received.
Ml Data received
is not
what was sent.
M2 Data
input franing
error.
M3
Parity
error.
M4 Data
overrun. Byte was not read fron
the 68!0
before
next
byte
arrÍved.
RS232
S0
Data not received.
51 Data received is not
what was sent.
52 Data input franing
emor.
53
Parity
error.
54 Data
overrun.
Byte
was
not read fron
the
MF?
before
the
next
byte arrived.
55 IRQ. Ttre MFP is not
generating
interrupts for
tra¡rsmit or
receÍve.
56
Tra¡rsnitter
error--MFP.
57
No interrupt
fron
transnit error
(MFP).
58
No
interrupt from receive
error
(MFP).
59 DTR--RI.
These signals are connected
by the loopback
connector.
Changing
DTB
does
not
cause change in RI.
5r''
SA DTR--DCD.
Same as 59
for
these signals.
>
il
SB RTS--CTS.
Sa.ne as 59
for
these signals.
D0 Time-out.
DMA did not take
place,
or
interrupt
not
detected.
Dl DMA
count eror.
Not
aII bytes arrived. Possible
Menory
Controller
error.
D3 DMA Controller not responding.
DMA
Mega
Service
Manual
3.18
Testing

SECTION FOUR
DISASSEMBLY/ASSEMBLY
MEGA/ST DISASSEII{BLY
Top Cover Removal:
1) Renove keyboard
connector fron the
side of the
top cover.
2) Turn unit
upside down.
l)
Renove
the
9
screws fron
the square holes. These fasten
the top case
to the bottom. If
the
printed
cÍrcuit board
is
to be exposed,
or the disk drive is
to be renoved,
also
renove
the three screws fron
the
round
ho1es. Ttrese hold
the disk
drive Ín
place.
4)
Turn
the unit upright.
l{hile
lifting
the
top cover up
stightly fron
the back,
unplug the battery
connector fron
underneat its
left rear
corner.
Now
the cover
can
be
renoved
easily.
Upper
Shie1d
Renoval:
1)
Straighten
the six twist tabs.
Note
that there ís
one
located
under the disk drive.
2) Lift
the shield up fron
the
back
gentlely
so
that
it will
be free from
anythings
in
the
rear.
3)
Push
the disk drive up while lifting
up the front of top
shield out of the botton cover and
pull
forward.
Disk Drive
Removal:
1) Lift
the disk drive
slightly and unplug
the
power
harness
connector
and the
ribbon
cab]e.
Power
Supply Removal:
1)
Remove
the
2
screws at
front
corners
of
power
supply.
2)
Unplug
the wire
harness
connector in
the
right front
corner of the
poh,er
supply.
3)
Lift
the
poh,er
supply up out of the
main
assenbly.
Mega
Service
ManuaÌ
4.r Disassenbly/Assembly

Mesa/ST
RE-ASSEMBLY
1) Place
insulation
panel
on botton
shield.
2) Attach the
I/0
shield
to the
I/0
ports.
Place
Main Board
on
top of
Botton
Shield
over
insulator
panel.
3)
Place the assenbly
Ín lower
plastic
case.
4) Secure
the
I/0
shield
to the
botton case with the 6 studs.
5)
PIuS
in
power
supply
connector
and
position porr¡er
supply
with tabs
in slots.
6)
etace
assenbly
in lower
plastic
case.
7)
Fasten the
power
supply to the botton case at
both
front
corners
with tno
screws.
Tttis
car¡
be done with the
power
supply shield
in
place,
using a
magnestized
screwdriver
to
hold the scree,,
or by
renoving the shield.
8)
Plus disk drive
power
and
ribbon cables
into
drive
(cables
go
under
shield),
and
position
drive over standoffs.
t)
Push
the battery
corìnector
up
fron the
opening
located
in
the
left
rear
corner
of the
top shield.
10) A1ign tabs on
bottom shield
with slots on top
shield
and
fit
top
shield over
nain
assenbly.
Twist
the tabs
to
lock
in
place.
11) Place the top cover
over the
assenbly.
12) Turn over the assenbly
and
replace
the
9
screws.
The three
longer screhrs
go
into
the
round holes
to secure
the disk
drive.
A h¡ORD OF
CATITION
It is strongly
reconnended
that the conputer be
retested once
in
plastic
to
nalce
sure
that
the
re-assenbly
was done correctly
and
there are
no shorts to
Shield.
Mega
Service
Manuaf
4.3
Disassembly/Assembly

PART
NUMBER
cA200055-00
1
cA200093-001
cA200008-001
cA200018-001
cA200022-001
cA200025-00L
cA200039-001
cAz00040-001
cA200041-00L
cA200042-001
cA200043-001
cA200054-00L
c070350-003
c070352-003
clû3047-001
cAo70025
MEGA PARTS
LIST
DESCRIPTION
PCBA
(l¡le
no¡¿)
MEGA
4
PcBA
(1Me
no¡¿) MEGA
2
MEGA
POWER SUPPLY
w/FAN
MEGA 2/
4
CASE
BOTTOM
MEGA
2 CASE
TOP
MEGA
4 CASE
TOP
MEGA KEYBOARD
COMPLEÎE
MEGA
KEYBOARD CASE
TOP
MEGA KEYBOARD
CASE
BOTTOM
MEGA KEYBOARD
CONNECTOR
PCBA
MEGA
KEYBoARD
(on¡r,y)
MEGA
KEYBOARD CABLE
FDD
uNrr
(1v
eyre)
r,¡nwrRoNrcs
FDD uNrr
(r¡4
gyre)
cHrwor.¡
FDD uNrr
(ru
ayrn)
cHrNo¡¡
STM1
MOUSE
ASSEMBLY
cAP
30pF 50v
+5% cH.
cER
AXIAL
CAP 39pF
50V t5%
cH. cER
AXIAL
cAP
100pF 50V
t5% SL.
cER AXIAL
CAP 150pF
50v t5%
cH. cER
AxrAL
cAP
330pF 50v
tl-Oå B.
cER
AXIAL
cAP
1000pF
25v
+202
x. cER
AXIAL
cAP 0.1pF
25v2.
cER AXIAL
cAP
O.221tE
50v z5U.
cER AXIAL
CAP 0.47¡:F
25v z.cER
AXIAL
cAP
4.7pF 25V ELEC
AXIAL
cAP
10pF
16V ELEC
AXIAL
cAP 47ytF
16V ELEC
RADIAL
cAP
100pF 16V
ELEC
AXIAL
cAP
1000pF
L6v
ELEC AXIAL
cAP
4700¡rF L6v
ELEC
RjADIAL
cAP
L00L¡rF
16v ELEC
RADIAL
cAP
5-30pF TRIMMER
RES O OHM
JUMPER
5.1
oHM L/AW 5%
CARBON
27 OHM
T/4W 5% CARBON
33
OHM L/AW
5å CARBON
RES
47 OHM
L/4W 5å CARBON
RES
75 OHM L/AW
5% CARBON
RES
1OO OHM L/4W
5% CARBON
RES
].50 OHM
L/AW 5%
CARBON
RES 220
OHM L/AW 5%
CARBON
RES
470 OHM
I/AW 5% CARBON
RES
].K OHM T/AW
5% CARBON
RES 1.2K
OHM L/4W
59" CARBON
LOCATTON
SUBASSEMBLY
SUBASSEMBLY
SUBASSEMBLY
SUBASSEMBLY
SUBASSEMBLY
SUBASSEMBLY
SUBASSEMBLY
SUBASSEMBLY
SUBASSEMBLY
SUBASSEMBLY
SUBASSEMBLY
SUBASSEMBLY
SUBASSEMBLY
SUB
FOR
ABOVE
SUB
FOR
ABOVE
ASSEMBLY
c39,40
c54
c43-46
c28
c29
c68,69
cL,2,5-7
,9-2L,23,26
27
,30-33,36,38,4t,
42
,47,49,50
,52 ,55 ,
56,57, s9,60
,64-66 ,
70
,73,LL2,113
,t20
,
L2L-L23
c80-95
c67
c22
,
24
,25
c3
c34,35
c8
,
37
,51
cL40
c4
c49
c53
Rl20
,L23,L26,L45,
146,DL2-L4,w2,3
Rl5
R83
R52
,54
,55 ,57 ,60-66
68,76,110,l_13
R45-48
R67,73
,77
R69 , 75
,78,
86 , 116
R23,115
Rl0
,
L4
,L6 ,17 ,Lg ,44
R26
Rl,2
,4,2t,24,30
,37
38,40-43,82,85,111_
R20,76
RES
RES
RES

PART
NUMBER
cL0L62t
cL0L622
c101.625
co1044'l
c026028
c10
1629-00 1
c101
630
-00
L
c070349-002
cl00296-00
L
c070322
c070323
DESCRIPTION
rc rL
7705A
rc 74Ls02,
QUAD
NOR
IC
74LSO6,
HEX INVERTER O.C.
IC 74LSO7,
HEX
O.C.
BUFFER'
rc 74Ls32,
QUAD
2-TNPUT OR GATE
IC 74LS]-48
8-3 PRIOR ENCODER
rc 74Hc00
guAD
NAND GATE
IC RP5C15
REAL TI¡,IE CLOCK
IC
RTCPAL PAL16L8
TC 74L5244.3 STATE LINE BUFFER
TC 74LS373 LATCH
IC 74LS].].
TRIPLE 3-INPUT AND GATE
IC TL497A
SVIITCHING REGULATOR
TC WD-L772
FDD CONTROLLER
IC;
TOS ROM 1 MEG HI-O
IC; TOS
ROM 1 MEG LO-O
AC POVTER CORD
(Ur,zCSe)
MEGA MANUAL OWNERS
COLLAR
A
COLLAR
B
LOCATTON
ul.
U2L
v26
U2
u78
u39
v24
u25
u37
v32
,35 ,58 ,59
u33
,36
vL2
tJ22
v28
U9
u10
3 DRIVE SPACERS
1 DRIVE SPACER

G)-
Ql,^
:o
I ATAnl ÍJAPAiN COßPORÂNOT¡
,/l\ t-"..-;
x'vor¡, Bu'd,m s
filfiPl'
a-:ro
rdamffi
M'nâbku.
rdp t6
r4A//,/
ASSY
l4EGA
Stur:
D*rst\r.
\rt
-
iÍr
c
_)c
! \t¡
NONE
srtd
3
0t
3

SECTION EIGHT
SCHEMATICS AND SILKSCREEN
Mega
Service
Manual 8.1 Schenatics &
Silkscreens

A
ií
pnooucrtoNRELEAsE
J'
HAIN
,---5
IINê.
FILIER
¿í
J1
KEY&URÐ
J2
JOY
'
-t
s
T
xÐATA
RxÐlTA
+.1v
xê./uP
,t.
¿aUrfOP/tlRE
8U77dtV
r-1
c:--3'(
XA,/ÐowN
YA/¿EEFî
YE/RlEHT
UP
R BurroN./FtRE
Burrav
N-.a-ì
F
ÐowN
¿EFT
RIEHT
KEY
ENÐ
ÐETAIL I
J3
JOY
I
TOLERANCES
)RAIYN
8Y DAI€
I
t-tJ
o-/.H
I
ATAfl(JAPAN)OORFOR^rþil
/N.
Torônomon Klyo3h¡
Bulldlng
3F
ATARI-
+$t0, Toranomon Mtn¡rcku,
Tokyo lo5
UNDER
30
+0.1
:HECI(ÉO OATE
c ¿'L-- h.27-l
30
rHRU
300
!o.2
NONE
FILTER:
SfA DETAIL
'
NOTES_UN
LESS
OTHERWISE SPECIFIED:
ovER
300
+
0.,0
:NGINEEf, OAT€
â.91¡æc¿2"æt
""WlEÌrArtc
olAe?AH
J¿¿B
Æg
¡.¡tAA f Ptràrt.a.Ptt \
^)-/
l2-ro<
Æ43.-
(
kÈYà.rapt^')
IPPflOYED
OATE
s,ûl¿llt
.Liltc
srzE
loR
rYr.{o
ilo
REY
A
NEXT ASSY usEo oi¡
Ê¡¡r'sx
-
rytïø.
/;ï,
sc^rt
NONE
lsnesr
I
æl
APPLICATION

nÉv¡5ro¡s
utv,lrtltd
SEE SHEET
1
I
I
--ä-
å
=fl-l
-
:-..(i
ilË,ilrfrffi
o,Ëi
m"'
I'T
.Jq
:5-l
tt:,
t
EÌ:¡!
FI
01
J/LK
PR/NT
utr uaa
sr.-G'ü
*O...
ut¡
O
crd
[r
=.r
)l
út¡Oarú
-Oa*
)r
--
arot
clr
utr 6r
uroOcroa
øOcù
d
o
cro
*a
Éaa,
s-crß
øO.-
F?
-
car
u¡
,---
---
J
ô
/-
NOTES_UNLESS
OTHERWISE
SPECIFIEO
I AIAF 0rp¡l¡l @nPonarþr¡
/'l\-
to,.--on
*,roshr Bu,ro,^s
AIARI
.
3
to, Tor.nollM
Mrn¡to
¡o.
Tolto 105
^mvao
o^rÊ
.\"/já./
_./,
/
30THRU
æO
I
tO2
srÉ
lm^wilG
¡o
nÉv
cl
A
*tL¿
¡r'
O
NE
I
s*er
I
ot
(

¡fv
I
n¿vrgùË
Oas¡rfr&
Bfa
¡p.aoJro
CONPOflEilT
J/ÐE
I'
.l
SE
'ï
9
íì
CED
O
ooooocr)
O
OO:CD
0
9,,
oa)
oo
T-,.'-
8
o
tr"
4çqoccro^
oooo:.tc ooocoooo
cccocoo! ocoocooó
./
E-.-EFìoa
occ ac
go
cr.i'-Y-"-rE+moooo
oooqocÐ ococ5oco
oSoooooo
O
*<¡¡rt¡5ùoocooooo
NOTES-UNLESS OIHERWISE SPECIFIED
UNDER30
|
tOr
30rHRU3æl
to2
oven¡m-Ttrii
I
ar n(JlP^il)oonPonar0¡
/'l\-
to-.o.on *,yoih¡
Bu¡rd,.o
ATAflI'
.J
to. Io.Momoñu'¡¡ro¡ú
to¡ro roâ
PCð
NE6A
sr¿E
lDbwrs
rc ¡tv
cl A
*¡t¿
NO
/y'E i sx.rr
\l
or
ã

\tô/_ÐER
i/ÐE
NOIES_UNLESS
OTHERWISE
SPECIFIED
ovER3{Ð lto¿
t¡'-,"
/./¿'
I
AIAfl
(JAPA¡II
OORFOAAT¡O'¡
.4\
ro.¡nomon x''osñ,
Bu',o,ñq
llfifll'
r
: ro. ro'r"omoñ M¡ñ¿ro åu Torro
ro5
PcE
nE6A
sr¿É
ioF^w'ñG
ño ¡Év
ci
A
s^t.
NO//
ê
I
s*tr ( or
¿!

..ttttttitt
O
. .
-aaaaa
r:::::i:':¡::
'..o:':
;-.;ilbE..'"
i....
t
ffi
'
..
.
..
.
i?:''f
.*iÏ..?I;."""":"":::":'.=.?::::::..::i:'
-..
'.
¡u
.
'..-1.
:.j.....:....
t
t
-t!"""1
t
'
.
t .......
t
.
t.^..
a
"""'
¡-
.
aa
a a
r.
i
..t
.t
-.'
.:.1.¡.......
..........
.
.......a
o'¡.t
.
t.....t.ta......
......
t;:
:,;"
.'.i.'i-.'-;.:i
.-';;"'ïil;:':
il:
:i::'i'',i
.
l:ïi:::l;:t:
-
-
^.^:
: ::. tt-
.','-'-'1""""""ìi''3:3:333333:3:t:a'''.:l
.p¡:':iii
;r'.'.'..*:::::::::j.;ii::'ö:::::;lii::::;:i:.
.::::::;:::.:.....i...
:3....:..:..
. . !¡¡¡¡.-..-
,.
.J.
.-.:.
.....-...-
.....;...-
.
.....;...
.........
I
]
I
-....¡....
3r.........
.
'.....3....
3¡........
.
i:::::t:::^
i
:
l,
îï1¡.:i'f¡i:::.
.:::::.;:::.
':::::;:::
f:i':=t'=i+ii'--,.-¡i
.,:
Ïii'',¡ei
:
:''
Ï::::T::'ï::::i
::ii::::
:îÏ:;:ii'
i!ii:
-':-':ïï'1
'
'."'.t!.
l.
r"'..O;
..
.
: .
.I
e
!'
'eoo'1._^':l
JOLÐER
NA''K
ConpoNEilr
s/.ÐE
NOIES
_UNLESS
OIHERW¡SE
SPECIFIED
¡av
iavr!@3 &*n¡Ptù
ùra
^pruvto
30THRU3an,
!02
I
AT fl(J
PA¡it)COnFlOf,^I(It
/f\-
ro,.no.on
x,rosh¡
surd'oq
ATARI-
¡.¡ to ror¡nmn
r,n.ro ¡u ro¡yo ro5
¡tta
PCå
NE6A
*r
Imnxcrc
,
ruv
çl
A
w*
2¡¿
¡¡
f
l,
stet
,f
oc
ó

Ac
/n(H
)
FASE
PCð,4SSr
AC
/At
(ty)
POWER,'OCKET
co70E/5
-
æ
/
FAN
c/oo
2/5 -
o/t
FRAP'E
G^tÐ
POWER
'îOCKET
(/?EAR
V/EW
)
oü
[[Ho
POWEI?
JWITCH
(
/?EAR
VIEW
)
rsv
6NÒ
t
t2v
CONNECTOR
fOROtÐ
CORE
wtt"tMç_
3 TURNS
POWER
.lWlrCH
coToëtó
t2
ITE
ûARO/Ð
CORE
co70922
i
FRANE
6NÐ
REv
i
REV|S|ONS
DESCR|PI|ON
DAIE APPROVEO
SEE
SHEET
1'
It.F"w¿l^2-4'67
CHECKEO
OAIE
A,
l-7t*r
-
-?o
3i'
ENGIN€Eß DATE
À',)rna4tt
'4,"¡ry
\PPROVED OATÈ
T
ATAR¡
(JAPAN)
@RPORATION
.4\.
Toranomon Kryoshr
Burtdrng
ATARI
4.3.10. Toranomon Mrnato-ku.
Tokyo
105
POWER
\taPPLr
zf
.JJ
X
ASPJ4-t <//7Y)
SIZE DRAWING NO
,
REV
B.
I
scete
)¡Q)/f
snÊEr
5
or
ó
NOTES-
UNLESS
OTHERWISE
SPECIFIED:
AîT
}4
rHrÂOANGIE
SYSlEr
OrúEtS|ON ññ

SECTION NINE
GLOSSARY
OF PART
NAMES
AND TERMS
BITBLiT--Atari
graphic
chip which is
actually
a
DMA
device.
It is
used to tra¡rsfer
block
of
memory
from
a source to destination
with
the
patterns
and
a combination
of any
logical
operations
between
source
and destination
which
was set up
prior
to the
transfer.
BUS
ERROR--GIue
has
asserted BERR
to
inforn
the
processor
that
there
is
a
problem
with
the
current cycle. This
could be due
to
a device not responding
(for
exa.nple, CPU
tries
to
read
memory
but the Menory
Controller fails
to assert DTACK),
op
an illegal
access
(attenpting
to write
to
ROM).
A bus
error
causes
exception
processing.
CPU--the
68000 microprocessor.
DMA--direct
¡nenory
access. Process in
which
data
is
tra¡rsferred
from
external
storage device to RAM,
or
from RAM
to external
storage. Transfer is
very fast,
takes
place
independent
of
the CPU,
so the CPU
can be
processing
while DMA
is
taking
place.
Glue
arbitrates the
bus between the
CPU ar¡d DMA.
DMA
CONTROLLER--Atari
proprietary
chip which
controls
the
DMA
process.
All
disk I/0
goes
through
this device.
EXCEFIION--a
state
in
which the
processor
stops the
curent
activity, saves what it will
need
to
resune
the
acbivity
later in RAM, fetches
a vector
(address)
from RAIft,
and starts
executing at the address
vector. When
the exception
processing
is
done, the
processor
will
continue what
it was
doing
before the exception
occurred.
Exceptíons
can be caused
by intemupts, instructions,
or
emor conditions.
See also
Section Two,
Systen
Errors,
or a 68000 reference for nore
detail.
GLUE--Atari
proprietary
chip which
ties together
aII system
timing and control signals.
HALT--state
j-n
which the CPU is idle,
all bus
lines
are in the
high-inpedence state,
and can only
be ended with
a
RESET
input.
This
is
a bi-directional
pin
on
the CPU.
It
is
driven
externally
by
the
RESEtr
circuit
on
power-up
or a
reset
button
closure, and
internally
when
a double
bus
fault
occurs. A
double bus fault is
an error during
a sequence
which
is run
to
handle
a
prevíous
error. For
sxamplê, if
a bus emor
occurs, and during the
exception
processing
for
the bus
error, another
bus
error
occurs,
then the CPU will
assert
HALT.
Mega
Service Manual
9,1
Glossary

HSYNC--timing
signal
for the
video
display.
Deternines
when
the
horizontal
ðcan
is on
the
screen,
and
when
it
is blank
iretraci.ns).
The
synchronization
(approx'
every
63
microseconds)
also
is
encoded
onto
IPL1,2
as an
interrupt
to
the
CPU.
II,ITERRUPT--a
request
by a
device
for
the
processor
to
stop
h¡hat
it
is doing
a¡rd
perforn
processing for
the device.
It is a
type
of
exception.
Interrupts
are
naskable
in software,
neaning
they
will
be
ignored
if they
do
not
meet the
current
priority
tevèl of
the
CPU.
There
are
three
priorities: the
highest
are
MFP
interrupts,
then
VSYNC
interrupts'
and
lowest
are
HSYNC
interrupts.
Interrupts
are
signaled
to
the
cPU
on
the
Interrupt
Priority
Level
inputs
(IPL0-2).
see
Theory
of
Operation,
Main System,
MFP,
and
Glue.
MEMORY
CONTROLLER--Atari
proprietary
chfp
which
ha¡rdles
all
RAM
accesses.
see
Theory
of operation,
Main
systen
a¡¡d
video
Subsysten
for
details.
MIDI--Musical
Instrunent
Dígital
Interface.
An electrical
standard
by
which
electronic
instrunents
comnunicate.
AIso,
the
lógical
sysgen
for
such
comnunication.
In
the
1040ST,
consists
of a
6B50
connunications
chip,
driver
and
receiver
chips
(74LS04,
74LSO5,
and
PC-900
photocoupler),
and
an
MFP
interrupt
channel.
MFP--MuIti-function
Peripheral,
atso
68901.
Interrupt
control,
timers,
and
usART
for
RS232
connunicatÍon.
see
Theory
of
Operation,
Main
System.
MODULATOR--device
which
combines
video signals
R,G,B'
VSYNC,
and
HSYNC
into
a
conposite
s:'.gnal
for
nonitors
requiring
this
typeinput,andalsomodulatesthissignal,combinedwith
audio,
onto
a¡r
RF camier
for
output
to
a
television.
PHASE
LOCKED
LQOP--circuit
which
locks
the
horizontal
sync
signal
onto
the
color
burst
reference
frequency
for accurate
color
on
the
T.V.
lrJithout
this
circuit,
colors
on the
T.V.
become
unstable,
flickeríng
or shiftÍng
about
on
the
screen.
The
PPL
may
be
on
a daughter
board
located
in
front
of
the
video
shield
or
hand
wired
onto
the
naÍn board
within
the
video
shield,
or
(possibly) in later
versions,
integrated
into
the
printed
circuit
board.
PSG--Progranmable
Sound
Generator,
also
YM2149.
Yanaha
version
of
Genéral
Instn¡ments
AY-3-8910.
Has two I
Uit
I/0
ports and
three
sound
channels.
used
in
parallel
port
and
audio.
Rs232c--Electical
standard
for serial
digital
comnunication.
AIso
the
physical
and
logical
device
which
perforns
comnunication
using
this
standarã.
In the
ST
computers,
consists
of
the
MFP,
PSG,
1488,
and
1489 cniPs.
Mega Service
Manual
9.2
Glossary