1762 series are micropower, low noise, low
dropout regulators. The devices are capable of supplying
150mA of output current with a dropout voltage of 270mV.
Designed for use in battery-powered systems, the low
25µA quiescent current makes them an ideal choice.
Quiescent current is well controlled; it does not rise in
dropout as it does with many other regulators.
A key feature of the LT1762 regulators is low output noise.
With the addition of an external 0.01µF bypass capacitor,
output noise drops to 20µV
over a 10Hz to 100kHz
RMS
bandwidth. The LT1762 regulators are stable with output
capacitors as low as 2.2µF. Small ceramic capacitors can
be used without the series resistance required by other
regulators.
Internal protection circuitry includes reverse battery protection, current limiting, thermal limiting and reverse
current protection. The parts come in fixed output voltages of 2.5V, 3V, 3.3V and 5V, and as an adjustable device
with a 1.22V reference voltage. The LT1762 regulators are
available in the 8-lead MSOP package.
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
TYPICAL APPLICATIO
3.3V Low Noise Regulator
V
3.7V TO
20V
IN
1µF
IN
SHDN
OUT
SENSE
LT1762-3.3
BYP
GND
U
0.01µF
+
3.3V AT 150mA
20µV
RMS
10µF
NOISE
1762 TA01
Dropout Voltage
400
350
300
250
200
150
100
DROPOUT VOLTAGE (mV)
50
0
20
0
40
OUTPUT CURRENT (mA)
60
80 100 120 140
160
1762 TA02
1762fa
1
Page 2
LT1762 Series
1
2
3
4
OUT
SENSE/ADJ*
BYP
GND
8
7
6
5
IN
NC
NC
SHDN
TOP VIEW
MS8 PACKAGE
8-LEAD PLASTIC MSOP
WW
W
ABSOLUTE MAXIMUM RATINGS
(Note 1)
IN Pin Voltage ........................................................ ± 20V
U
U
W
PACKAGE/ORDER INFORMATION
ORDER PART
NUMBER
OUT Pin Voltage .................................................... ±20V
Input to Output Differential Voltage ....................... ±20V
SENSE Pin Voltage ............................................... ±20V
ADJ Pin Voltage ...................................................... ±7V
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: The LT1762 regulators are tested and specified under pulse load
conditions such that T
≈ TA. The LT1762 is 100% tested at 25°C.
J
Performance at –40°C and 125°C is assured by design, characterization
and correlation with statistical process controls.
Note 3: The LT1762 (adjustable version) is tested and specified for these
conditions with the ADJ pin connected to the OUT pin.
Note 4: Operating conditions are limited by maximum junction
temperature. The regulated output voltage specification will not apply for
all possible combinations of input voltage and output current. When
operating at maximum input voltage, the output current range must be
limited. When operating at maximum output current, the input voltage
range must be limited.
Note 5: To satisfy requirements for minimum input voltage, the LT1762
(adjustable version) is tested and specified for these conditions with an
external resistor divider (two 250k resistors) for an output voltage of
2.44V. The external resistor divider will add a 5µA DC load on the output.Note 6: Dropout voltage is the minimum input to output voltage differential
needed to maintain regulation at a specified output current. In dropout, the
output voltage will be equal to: V
Note 7: GND pin current is tested with V
IN
– V
DROPOUT
= V
IN
.
OUT(NOMINAL)
and a current
source load. This means the device is tested while operating in its dropout
region. This is the worst-case GND pin current. The GND pin current will
decrease slightly at higher input voltages.
Note 8: ADJ pin bias current flows into the ADJ pin.
Note 9: SHDN pin current flows into the SHDN pin.
Note 10: Reverse output current is tested with the IN pin grounded and the
OUT pin forced to the rated output voltage. This current flows into the OUT
pin and out the GND pin.
OUT (Pin 1): Output. The output supplies power to the
load. A minimum output capacitor of 2.2µF is required to
prevent oscillations. Larger output capacitors will be
required for applications with large transient loads to limit
peak voltage transients. See the Applications Information
section for more information on output capacitance and
reverse output characteristics.
SENSE (Pin 2): Output Sense. For fixed voltage versions
of the LT1762 (LT1762-2.5/LT1762-3/LT1762-3.3/
LT1762-5), the SENSE pin is the input to the error amplifier. Optimum regulation will be obtained at the point
where the SENSE pin is connected to the OUT pin of the
regulator. In critical applications, small voltage drops are
caused by the resistance (R
) of PC traces between the
P
regulator and the load. These may be eliminated by connecting the SENSE pin to the output at the load as shown
in Figure 1 (Kelvin Sense Connection). Note that the
voltage drop across the external PC traces will add to the
dropout voltage of the regulator. The SENSE pin bias
current is 10µA at the nominal rated output voltage. The
SENSE pin can be pulled below ground (as in a dual supply
system where the regulator load is returned to a negative
supply) and still allow the device to start and operate.
ADJ (Pin 2): Adjust. For the adjustable LT1762, this is the
input to the error amplifier. This pin is internally clamped
to ±7V. It has a bias current of 30nA which flows into the
pin (see curve of ADJ Pin Bias Current vs Temperature in
the Typical Performance Characteristics). The ADJ pin
voltage is 1.22V referenced to ground and the output
voltage range is 1.22V to 20V.
BYP (Pins 3): Bypass. The BYP pin is used to bypass the
reference of the LT1762 regulators to achieve low noise
performance from the regulator. The BYP pin is clamped
internally to ± 0.6V (one V
). A small capacitor from the
BE
output to this pin will bypass the reference to lower the
output voltage noise. A maximum value of 0.01µF can be
used for reducing output voltage noise to a typical 20µV
RMS
over a 10Hz to 100kHz bandwidth. If not used, this pin
must be left unconnected.
GND (Pin 4): Ground.
SHDN (Pin5): Shutdown. The SHDN pin is used to put the
LT1762 regulators into a low power shutdown state. The
output will be off when the SHDN pin is pulled low. The
SHDN pin can be driven either by 5V logic or opencollector logic with a pull-up resistor. The pull-up resistor
is required to supply the pull-up current of the opencollector gate, normally several microamperes, and the
SHDN pin current, typically 1µA. If unused, the SHDN pin
must be connected to V
. The device will be in low power
IN
shutdown state if the SHDN pin is not connected.
IN (Pin 8): Input. Power is supplied to the device through
the IN pin. A bypass capacitor is required on this pin if the
device is more than six inches away from the main input
filter capacitor. In general, the output impedance of a
battery rises with frequency, so it is advisable to include a
bypass capacitor in battery-powered circuits. A bypass
capacitor in the range of 1µF to 10µF is sufficient. The
LT1762 regulators are designed to withstand reverse
voltages on the IN pin with respect to ground and the OUT
pin. In the case of a reverse input, which can happen if a
battery is plugged in backwards, the device will act as if
there is a diode in series with its input. There will be no
reverse current flow into the regulator and no reverse
voltage will appear at the load. The device will protect both
itself and the load.
R
P
8
IN
LT1762
5
V
+
IN
Figure 1. Kelvin Sense Connection
SHDN
GND
OUT
SENSE
4
1
+
2
R
P
LOAD
1762 F01
10
1762fa
Page 11
LT1762 Series
U
WUU
APPLICATIONS INFORMATION
The LT1762 series are 150mA low dropout regulators with
micropower quiescent current and shutdown. The devices
are capable of supplying 150mA at a dropout voltage of
270mV. Output voltage noise can be lowered to 20µV
over a 10Hz to 100kHz bandwidth with the addition of a
0.01µF reference bypass capacitor. Additionally, the refer-
ence bypass capacitor will improve transient response of
the regulator, lowering the settling time for transient load
conditions. The low operating quiescent current (25µA)
drops to less than 1µA in shutdown. In addition to the low
quiescent current, the LT1762 regulators incorporate several protection features which make them ideal for use in
battery-powered systems. The devices are protected
against both reverse input and reverse output voltages. In
battery backup applications where the output can be held
up by a backup battery when the input is pulled to ground,
the LT1762-X acts like it has a diode in series with its
output and prevents reverse current flow. Additionally, in
dual supply applications where the regulator load is returned to a negative supply, the output can be pulled below
ground by as much as 20V and still allow the device to start
and operate.
Adjustable Operation
The adjustable version of the LT1762 has an output
voltage range of 1.22V to 20V. The output voltage is set by
the ratio of two external resistors as shown in Figure 2. The
device servos the output to maintain the ADJ pin voltage
IN
V
IN
VV
OUTADJ
VV
ADJ
InA
ADJ
OUTPUT RANGE = 1.22V TO 20V
Figure 2. Adjustable Operation
OUT
R
2
⎞
+
⎟
⎠
R
1
R2
R1
IR
()()
LT1762
ADJ
GND
⎛
=+
122 1
.
⎜
⎝
=
122
.
=°
30
AT 25 C
V
OUT
+
1762 F02
2
RMS
at 1.22V referenced to ground. The current in R1 is then
equal to 1.22V/R1 and the current in R2 is the current in R1
plus the ADJ pin bias current. The ADJ pin bias current,
30nA at 25°C, flows through R2 into the ADJ pin. The
output voltage can be calculated using the formula in
Figure 2. The value of R1 should be no greater than 250k
to minimize errors in the output voltage caused by the ADJ
pin bias current. Note that in shutdown the output is turned
off and the divider current will be zero. Curves of ADJ Pin
Voltage vs Temperature and ADJ Pin Bias Current vs
Temperature appear in the Typical Performance Characteristics section.
The adjustable device is tested and specified with the ADJ
pin tied to the OUT pin for an output voltage of 1.22V.
Specifications for output voltages greater than 1.22V will
be proportional to the ratio of the desired output voltage to
1.22V: V
/1.22V. For example, load regulation for an
OUT
output current change of 1mA to 150mA is –1mV typical
at V
= 1.22V. At V
OUT
= 12V, load regulation is:
OUT
(12V/1.22V)(–1mV) = –9.8mV
Bypass Capacitance and Low Noise Performance
The LT1762 regulators may be used with the addition of a
bypass capacitor from V
to the BYP pin to lower output
OUT
voltage noise. A good quality low leakage capacitor is
recommended. This capacitor will bypass the reference of
the regulator, providing a low frequency noise pole. The
noise pole provided by this bypass capacitor will lower the
output voltage noise to as low as 20µV
with the
RMS
addition of a 0.01µF bypass capacitor. Using a bypass
capacitor has the added benefit of improving transient
response. With no bypass capacitor and a 10µF output
capacitor, a 10mA to 150mA load step will settle to within
1% of its final value in less than 100µs. With the addition
of a 0.01µF bypass capacitor, the output will stay within
1% for a 10mA to 150mA load step (see LT1762-5
Transient Response in the Typical Performance Characteristics). However, regulator start-up time is proportional
to the size of the bypass capacitor, slowing to 15ms with
a 0.01µF bypass capacitor and 10µF output capacitor.
1762fa
11
Page 12
LT1762 Series
U
WUU
APPLICATIONS INFORMATION
Output Capacitance and Transient Response
The LT1762 regulators are designed to be stable with a
wide range of output capacitors. The ESR of the output
capacitor affects stability, most notably with small capacitors. A minimum output capacitor of 2.2µF with an ESR of
3Ω or less is recommended to prevent oscillations. The
LT1762-X is a micropower device and output transient
response will be a function of output capacitance. Larger
values of output capacitance decrease the peak deviations
and provide improved transient response for larger load
current changes. Bypass capacitors, used to decouple
individual components powered by the LT1762-X, will
increase the effective output capacitor value. With larger
capacitors used to bypass the reference (for low noise
operation), larger values of output capacitors are needed.
For 100pF of bypass capacitance, 3.3µF of output capaci-
tor is recommended. With a 330pF bypass capacitor or
larger, a 4.7µF output capacitor is recommended. The
shaded region of Figure 3 defines the range over which the
LT1762 regulators are stable. The minimum ESR needed
is defined by the amount of bypass capacitance used,
while the maximum ESR is 3Ω.
Extra consideration must be given to the use of ceramic
capacitors. Ceramic capacitors are manufactured with a
variety of dielectrics, each with different behavior across
temperature and applied voltage. The most common dielectrics used are specified with EIA temperature characteristic codes of Z5U, Y5V, X5R and X7R. The Z5U and Y5V
dielectrics are good for providing high capacitances in a
4.0
3.5
3.0
2.5
2.0
ESR (Ω)
1.5
C
BYP
1.0
0.5
0
1
STABLE REGION
= 0
C
= 100pF
BYP
C
= 330pF
BYP
C
≥ 3300pF
BYP
310
245
OUTPUT CAPACITANCE (µF)
6
9
78
1762 F03
small package, but they tend to have strong voltage and
temperature coefficients as shown in Figures 4 and 5.
When used with a 5V regulator, a 16V 10µF Y5V capacitor
can exhibit an effective value as low as 1µF to 2µF for the
DC bias voltage applied and over the operating temperature range. The X5R and X7R dielectrics result in more
stable characteristics and are more suitable for use as the
output capacitor. The X7R type has better stability across
temperature, while the X5R is less expensive and is
available in higher values. Care still must be exercised
when using X5R and X7R capacitors; the X5R and X7R
codes only specify operating temperature range and maximum capacitance change over temperature. Capacitance
change due to DC bias with X5R and X7R capacitors is
better than Y5V and Z5U capacitors, but can still be
20
0
–20
–40
–60
CHANGE IN VALUE (%)
–80
–100
0
Figure 4. Ceramic Capacitor DC Bias Characteristics
40
20
0
–20
–40
–60
CHANGE IN VALUE (%)
–80
BOTH CAPACITORS ARE 16V,
1210 CASE SIZE, 10µF
–100
–50
–250
BOTH CAPACITORS ARE 16V,
1210 CASE SIZE, 10µF
X5R
Y5V
26
4
8
DC BIAS VOLTAGE (V)
50100 125
2575
TEMPERATURE (°C)
10
Y5V
14
12
16
1762 F04
X5R
1762 F05
12
Figure 3. Stability
Figure 5. Ceramic Capacitor Temperature Characteristics
1762fa
Page 13
LT1762 Series
U
WUU
APPLICATIONS INFORMATION
significant enough to drop capacitor values below appropriate levels. Capacitor DC bias characteristics tend to
improve as component case size increases, but expected
capacitance at operating voltage should be verified.
Voltage and temperature coefficients are not the only
sources of problems. Some ceramic capacitors have a
piezoelectric response. A piezoelectric device generates
voltage across its terminals due to mechanical stress,
similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor the stress can be
induced by vibrations in the system or thermal transients.
The resulting voltages produced can cause appreciable
amounts of noise, especially when a ceramic capacitor is
used for noise bypassing. A ceramic capacitor produced
Figure 6’s trace in response to light tapping from a pencil.
LT1762-5
C
= 10µF
OUT
= 0.01µf
C
BYP
= 100mA
I
LOAD
V
OUT
500µV/DIV
The GND pin current can be found by examining the GND
Pin Current curves in the Typical Performance Characteristics. Power dissipation will be equal to the sum of the two
components listed above.
The LT1762 series regulators have internal thermal limiting designed to protect the device during overload conditions. For continuous normal conditions, the maximum
junction temperature rating of 125°C must not be
exceeded. It is important to give careful consideration to
all sources of thermal resistance from junction to ambient.
Additional heat sources mounted nearby must also be
considered.
For surface mount devices, heat sinking is accomplished
by using the heat spreading capabilities of the PC board
and its copper traces. Copper board stiffeners and plated
through-holes can also be used to spread the heat generated by power devices.
The following table lists thermal resistance for several
different board sizes and copper areas. All measurements
were taken in still air on 3/32" FR-4 board with one ounce
copper.
100ms/DIV
Figure 6. Noise Resulting from Tapping on a Ceramic Capacitor
1762 F05
Similar vibration induced behavior can masquerade as
increased output voltage noise.
Thermal Considerations
The power handling capability of the device will be limited
by the maximum rated junction temperature (125°C). The
power dissipated by the device will be made up of two
components:
1. Output current multiplied by the input/output voltage
differential: (I
)(VIN – V
OUT
OUT
), and
2. GND pin current multiplied by the input voltage:
(I
)(VIN).
GND
Table 1. Measured Thermal Resistance
COPPER AREATHERMAL RESISTANCE
TOPSIDE*BACKSIDEBOARD AREA (JUNCTION-TO-AMBIENT)
2500mm22500mm
1000mm22500mm
225mm22500mm
100mm22500mm
2
50mm
*Device is mounted on topside.
2500mm
2
2
2
2
2
2500mm
2500mm
2500mm
2500mm
2500mm
2
2
2
2
2
110°C/W
115°C/W
120°C/W
130°C/W
140°C/W
Calculating Junction Temperature
Example: Given an output voltage of 3.3V, an input voltage
range of 4V to 6V, an output current range of 0mA to 50mA
and a maximum ambient temperature of 50°C, what will
the maximum junction temperature be?
The power dissipated by the device will be equal to:
I
OUT(MAX)(VIN(MAX)
– V
OUT
) + I
GND(VIN(MAX)
)
1762fa
13
Page 14
LT1762 Series
U
WUU
APPLICATIONS INFORMATION
where,
I
OUT(MAX)
V
IN(MAX)
I
GND
So,
P = 150mA(6V – 3.3V) + 5mA(6V) = 0.44W
The thermal resistance will be in the range of 110°C/W to
140°C/W depending on the copper area. So the junction
temperature rise above ambient will be approximately
equal to:
0.44W(125°C/W) = 55°C
The maximum junction temperature will then be equal to
the maximum junction temperature rise above ambient
plus the maximum ambient temperature or:
T
JMAX
Protection Features
The LT1762 regulators incorporate several protection
features which make them ideal for use in battery-powered
circuits. In addition to the normal protection features
associated with monolithic regulators, such as current
limiting and thermal limiting, the devices are protected
against reverse input voltages, reverse output voltages
and reverse voltages from output to input.
= 150mA
= 6V
at (I
= 150mA, VIN = 6V) = 5mA
OUT
= 50°C + 55°C = 105°C
20V. For fixed voltage versions, the output will act like a
large resistor, typically 500kΩ or higher, limiting current
flow to less than 100µA. For adjustable versions, the
output will act like an open circuit; no current will flow out
of the pin. If the input is powered by a voltage source, the
output will source the short-circuit current of the device
and will protect itself by thermal limiting. In this case,
grounding the SHDN pin will turn off the device and stop
the output from sourcing the short-circuit current.
The ADJ pin of the adjustable device can be pulled above
or below ground by as much as 7V without damaging the
device. If the input is left open circuit or grounded, the ADJ
pin will act like an open circuit when pulled below ground
and like a large resistor (typically 100k) in series with a
diode when pulled above ground.
In situations where the ADJ pin is connected to a resistor
divider that would pull the ADJ pin above its 7V clamp
voltage if the output is pulled high, the ADJ pin input
current must be limited to less than 5mA. For example, a
resistor divider is used to provide a regulated 1.5V output
from the 1.22V reference when the output is forced to 20V.
The top resistor of the resistor divider must be chosen to
limit the current into the ADJ pin to less than 5mA when the
ADJ pin is at 7V. The 13V difference between output and
ADJ pin divided by the 5mA maximum current into the ADJ
pin yields a minimum top resistor value of 2.6k.
Current limit protection and thermal overload protection
are intended to protect the device against current overload
conditions at the output of the device. For normal operation, the junction temperature should not exceed 125°C.
The input of the device will withstand reverse voltages of
20V. Current flow into the device will be limited to less than
1mA (typically less than 100µA) and no negative voltage
will appear at the output. The device will protect both itself
and the load. This provides protection against batteries
which can be plugged in backward.
The output of the LT1762-X can be pulled below ground
without damaging the device. If the input is left open circuit
or grounded, the output can be pulled below ground by
14
In circuits where a backup battery is required, several
different input/output conditions can occur. The output
voltage may be held up while the input is either pulled to
ground, pulled to some intermediate voltage or is left open
circuit. Current flow back into the output will follow the
curve shown in Figure 7.
When the IN pin of the LT1762-X is forced below the OUT
pin or the OUT pin is pulled above the IN pin, input current
will typically drop to less than 2µA. This can happen if the
input of the device is connected to a discharged (low
voltage) battery and the output is held up by either a
backup battery or a second regulator circuit. The state of
the SHDN pin will have no effect on the reverse output
current when the output is pulled above the input.
1762fa
Page 15
LT1762 Series
U
WUU
APPLICATIONS INFORMATION
100
TJ = 25°C
90
V
CURRENT FLOWS
80
INTO OUTPUT PIN
70
V
(LT1762-2.5/LT1762-3
60
LT1762-3.3/LT1762-5)
V
50
(LT1762)
40
30
20
REVERSE OUTPUT CURRENT (µA)
10
0
0123
Figure 7. Reverse Output Current
U
PACKAGE DESCRIPTION
= 0V
IN
= V
OUT
SENSE
= V
OUT
ADJ
LT1762-3
LT1762-3.3
4
678910
5
OUTPUT VOLTAGE (V)
MS8 Package
8-Lead Plastic MSOP
(LTC DWG # 05-08-1660)
LT1762
LT1762-2.5
LT1762-5
1762 F07
0.118 ± 0.004*
(3.00 ± 0.102)
0.193 ± 0.006
(4.90 ± 0.15)
0.040 ± 0.006
SEATING
PLANE
(1.02 ± 0.15)
0.012
(0.30)
REF
0.007
(0.18)
0.021 ± 0.006
(0.53 ± 0.015)
* DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH,
PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
0° – 6° TYP
8
12
0.0256
(0.65)
BSC
7
6
5
0.118 ± 0.004**
(3.00 ± 0.102)
4
3
0.034 ± 0.004
(0.86 ± 0.102)
0.006 ± 0.004
(0.15 ± 0.102)
MSOP (MS8) 1098
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
1762fa
15
Page 16
LT1762 Series
TYPICAL APPLICATION
+
SHDN
C1
10µF
V
> 3.7V
IN
U
Paralleling of Regulators for Higher Output Current