Engineer-to-Engineer Note EE-176
a
Technical notes on using Analog Devices DSPs, processors and development tools
Contact our technical support at dsp.support@analog.com and at dsptools.support@analog.com
Or vi sit our o n-li ne r esou rces htt p:/ /www.analog.com/ee-notes and http://www.analog.com/processors
Hardware Design Checklist for ADSP-TS101S TigerSHARC® Processors
Contributed by Eric Yang Rev 3 – July 6, 2004
Introduction
This EE-Note discusses specific hardware issues when implementing a system design that incorporates
ADSP-TS101S TigerSHARC® processors. This document is provided as an aid to hardware engineers
when designing systems.
All items provided in this EE-Note apply to ADSP-TS101S TigerSHARC embedded processors with
250 MHz or 300 MHz core clocks.
Reset
1. Power-up reset: after power-up of the system, and strap options are stable, the RESET pin must be
asserted (low) for a minimum of 2 ms followed by a de-asserted (high) pulse of a minimum of 50
SCLK cycles and a maximum of 100 SCLK cycles and asserted (low) for a minimum of 100 SCLK
cycles. See Figure 1. A logic device may be required to generate the proper timing on the
RESET
signal.
TRST must also be asserted (low) during power-up to ensure proper operation of the device.
Figure 1. Power-up Reset Waveform
Booting
1. If an EPROM is used in the user’s system to boot the TigerSHARC processor's, the strap pin
must be pulled down with an external resistor to keep it stable during reset. After that,
Copyright 2004, Analog Devices, Inc. All rights reserved. Analog Devices assumes no responsibility for customer product design or the use or application of
customers’ products or for any infringements of patents or rights of others which may result from Analog Devices assistance. All trademarks and logos are property
of their respective holders. Information furnished by Analog Devices Applications and Development Tools Engineers is believed to be accurate and reliable, however
no responsibility is assumed by Analog Devices regarding technical accuracy and topicality of the content provided in Analog Devices’ Engineer-to-Engineer Notes.
BMS
BMS
will act as
,
a
the EPROM chip select signal. If EPROM is not used, pull up this pin with a 10KΩ resistor or tie it
directly to VDD_IO.
2. ADSP-TS101S processors have three boot modes — EPROM, host, and link port. Refer to [5]
“ADSP-TS101S TigerSHARC Processor Boot Loader Kernels Operation (EE-174)” and the source
code files under “..\Analog Devices\VisualDSP\Ts\ldr” to learn the whole process. Select one of the
modes to boot the TigerSHARC processors in your system.
Clock
1. Derive SCLK and LCLK from the same clock source.
2. If the system must work deterministically cycle-by-cycle, use an integer LCLK multiplication (2, 3, 4,
5, or 6) when setting LCLKRAT. Otherwise, a non-integer multiplier will also be fully functional and
perfectly acceptable.
3. The maximum LCLK/SCLK input jitter tolerance is 100 ps. Refer to the IDT
Cypress
RoboClock
®
(www.cypress.com) Web site to choose a proper clock buffer (TurboClock
™ 2
).
4. All ADSP-TS101S processors in a cluster (and any devices that interface an ADSP-TS101S in a
synchronous manner) should use the following guidelines.
®
(www.idt.com) or
™ 1
or
• Provide a single clock source for each fan-out buffer. Never mix frequencies. Refer to Figure 2.
Cl oc k
sources of
different
frequencies
Cl ock
source 1
Cl ock
source 2
Clock buffer with mul t i
reference i nputs
...
Cl ock
source
...
Bad G ood
Figure 2. Using fan-out buffers
Clock buffer with mul t i
ref erence inputs
...
...
Cl ock
source 1
Cl ock
source 2
Clock buffers with si ngl e
ref erence i nput
...
...
• Connections should be point-to-point from zero-skew clock buffer output to device clock input.
Match trace lengths to minimize skew. See Figure 3.
1
TurboClock™ is the trademark of IDT®.
2
RoboClock™ is the trademark of Cypress®.
Hardware Design Checklist for ADSP-TS101S TigerSHARC® Processors (EE-176) Page 2 of 11
a
Cl ock
Source
Zer o- skew
cl ock buf fer
...
...
Ti ger SHARC ( I D=0)
Ti ger SHARC ( I D=1)
...
Ti ger SHARC ( I D=N)
Sync hr onous Host
SD R A M
Ot her Sy nchr onous
Memor y or Devi c es
These cl oc ks s houl d be dri ve
point to poi nt, and trace
l engths shoul d be matched.
n
Bus
Cl ust er
Figure 3. Clock distribution method
Power Supply
1. Note that the analog supply (VDD_A) provides power to the clock generator PLLs. To produce a
stable clock, systems must provide a clean power supply to power input VDD_A. Designers must pay
critical attention to bypassing the VDD_A supply. Figure 4 is a reference design of the filtering circuit.
Place components as close as possible to the device.
10uH
VDD
10uH
1uF 1nF
VVDDA
DDA
Ti ger SH A R C
VSSA
VSSA
Figure 4. Analog power supply filtering circuit reference design
2. The required power-on sequence for the DSP is to provide VDD (and VDD_A) before VDD_IO.
3. Ensure that the proper DC/DC module is chosen to provide the right voltage and enough current to the
core and I/O part of TigerSHARC. Refer to [4] “Estimating Power For The ADSP-TS101S (EE-169)”
to learn the method of power dissipation calculation. Consider the worst case.
4. Place bypass caps on the bottom side of the board, as close to the power pins as possible. There are
several ways to achieve this.
Hardware Design Checklist for ADSP-TS101S TigerSHARC® Processors (EE-176) Page 3 of 11
• 0.1uF low-inductance caps are recommended for bypass. 0.01uF and 0.001uF capacitors can also
be used with the 0.1uF capacitors for higher frequency filtering, provided their inductance is small
enough. In some cases SPICEing of the power supply filtering characteristics may be necessary.
• Use blind vias from the package balls to create sufficient space for capacitor placement. The
disadvantage to this is that blind vias are more expensive and that blind vias are not accessible for
scope probes.
• Part the traces in the four quadrants of the chip in four opposite directions, as shown in Figure 5.
Use the two resulting open horizontal and vertical lanes for placing SMD capacitors of size 0402
or smaller. The disadvantage is that small capacitor packages may be difficult to handle.
a
Figure 5. Bypass capacitors layout scheme
5. Enough bulk capacitors are used to prevent voltage vibration on power supply plane caused by great
current variation. Several parallel electrolytic and tantalum capacitors are preferred in order to provide
high capacitance and low ESR.
JTAG Port
1. In a multiprocessor system, use separate buffers to drive the TCKs of different TigerSHARC
processors in order to get monotonic rising edges on these pins. For detailed and updated information,
refer to [6] “Analog Devices JTAG Emulation Technical Reference(EE-68)”.
2. Ensure that there is enough keep-out space around the JTAG connector so that the JTAG pod can be
easily plugged onto the board. For detailed and updated information, refer to [6] “Analog Devices
JTAG Emulation Technical Reference (EE-68)”.
Hardware Design Checklist for ADSP-TS101S TigerSHARC® Processors (EE-176) Page 4 of 11
Strap Pins
1. Ensure that all strap pins are set to the desired state during reset.
Signal On Pin Description
a
EBOOT
IRQEN
TM1 L2DIR Test Mode 1.
TM2
BMS
BM
TMR0E
EPROM boot.
0 = boot from EPROM immediately after reset (default)
1 = idle after reset and wait for an external device to boot DSP
through the external port or a link port
Interrupt Enable.
0 = disable and set
reset (default)
1 = enable and set
immediately after reset
0 = required setting during reset.
1 = reserved.
Test Mode 2.
0 = required setting during reset.
1 = reserved.
Table 1. Strap pins definition
0]:IRQ[3 interrupts to level-sensitive after
0]:IRQ[3 interrupts to edge-sensitive
Cluster Bus
1. Set single-processor ID as “000”. Set multiprocessor IDs as “000” to “N-1”, where N is the number of
TigerSHARC processors on the same cluster bus (N=1, 2, ... , 8). Set the ID pins properly.
2. If there is a host on the cluster bus and common data are shared between the host and the
TigerSHARC processor, match the endianess on two sides to each other.
3. Connect the address bus in a proper way. Since the TigerSHARC processor’s addressing is word-
oriented and most host processors’ addressing are byte-oriented, do not connect the LS-bit of
TigerSHARC’s address bus to the LS-bit of the host’s address bus, instead, connect to its the 3
bit, regardless whether a 32-bit or a 64-bit bus width is applied.
4. The address and data buses may float for several cycles during bus mastership transitions between a
TigerSHARC and a host. "Floating" means that these inputs are not driven by any source and that DCbiased terminations are not present. It is not necessary to add pull-up resistors as there are no
reliability issues and the worst-case power consumption for these floating inputs is negligible.
Unconnected address pins may require pull-up or pull-down resistors to avoid erroneous slave
accesses, depending on the system. Unconnected data pins may be left floating.
5. If the host or memory bus width is 64 bits, multiprocessing must also be 64 bits.
Hardware Design Checklist for ADSP-TS101S TigerSHARC® Processors (EE-176) Page 5 of 11
rd
LS-
6. If an external wait state is used, ensure that contention on ACK signal will not be caused. To solve this
problem, refer to [1] “ADSP-TS101 TigerSHARC Processor Hardware Reference”.
7. If SDRAM is connected on the cluster bus, the address pins connection between these two devices
may vary because of the different bus width and memory size. Refer to [1] “ADSP-TS101
TigerSHARC Processor Hardware Reference”.
a
8. If
9. External slave devices de-assert ACK to add wait states to external memory accesses. The ADSP-
10. If the fly-by DMA is used, ensure that the R/W timing of the external memory and the I/O device are
11. If designers want to use ZBT-SRAM in their system, remember that only the flow-through ZBT-
12. In a multiprocessor system, if there are fewer than 8 TigerSHARCs on the same cluster bus, de-assert
13. Pay great attention to the signal integrity on cluster bus in a multiprocessor system. The SI analysis
FLYBY
the output buffer of the I/O device.
TS101S can de-assert ACK to add wait states to read accesses of its internal memory, but it does not
drive ACK during slave writes. Therefore, an external (approximately 10K
matched.
SRAMs can be connected gluelessly, but not pipelined ZBT-SRAMs. This is because when
TigerSHARC accesses the cluster bus using pipelined protocol, the write pipeline depth is fixed as 1,
the same as flow-through ZBT-SRAMs. The write pipeline depth of pipelined ZBT-SRAMs is fixed as
2, which is incompatible with TigerSHARC processors.
any unused
must be performed in such case. Designers can find the ibis model file on ADI’s Web site.
write transaction is used to move data directly from I/O to memory, use
Ω) pull-up is required.
BRx or HBR (i.e., pull up to VDD_IO with a resistor).
IOEN
to enable
Link Ports
1. Ensure that all link port signals have the same routing delay. If buffers are used, as shown in Figure 1,
ensure that all the buffers have almost the same delay for synchronization consideration, especially if a
backplane or cable connection is used.
2. If buffers are used, to prevent contention on LxDAT wires, the buffers must be disabled during reset,
since the LxDIRs are three-stated when
are three-stated, the two buffers on both sides may drive the wires between them at the same time,
potentially causing a large current from VDD_IO to ground.
3. Because internal-to-internal DMA is not supported by the ADSP-TS101S hardware, directly, you may
connect two unused link ports together and copy memory through this loop-back by using the
respective transmit and receive link port DMA channels.
4. LxCLKIN pins should be pulled up to VDD_IO to prevent spurious noise from triggering link port
DMA transfers corrupting ADSP-TS101 memory. This corruption may happen during the time
between reset signal deassertion and disabling unused linkport/DMA channels in boot kernel code or
in application code because all 4 linkport/DMA receive channels are enabled by default regardless of
booting mode. The only case in which external pullups aren't needed is when there is a link port
connection between 2 ADSP-TS101's that share a common reset signal, because the TS101 will drive
these pins to stable state right after reset.
Hardware Design Checklist for ADSP-TS101S TigerSHARC® Processors (EE-176) Page 6 of 11
RESET
is asserted. If the buffers are enabled but the LxDIRs
a
The pull up resistors may be 10Kohm, but tests should be performed to find the ideal value for a
particular board. They must be placed very closed to the device in order to avoid reflection glitches.
In all cases, if a link port is not used for boot, its controls and its DMA must be disabled as soon as
possible after boot to avoid spurious transfers that may corrupt the memory.
LxCLKIN
LxCLKOUT
LxDAT
Minimal link - no buffering
LxCLKIN
LxCLKOUT
LxDAT
LxDIR
Buffered link - using LxDIR
8
8
Figure 6. Buffered link port configuration
LxCLKIN
LxCLKOUT
LxDAT
LxCLKIN
LxCLKOUT
LxDAT
LxDIR
Hardware Design Checklist for ADSP-TS101S TigerSHARC® Processors (EE-176) Page 7 of 11
a
Miscellaneous Items
1. Connect VREF, LCLK_N, and SCLK_N to a reference voltage of 1.5V±100mV. Figure 7 shows a
possible filtering circuit.
Figure 7. VREF, SCLKN and LCLKN filtering scheme
2. Since control impedance and drive strength of the I/O pins can be adjusted by the pull-up or pull-down
resistors on CONTROLIMP[2:0] and DS[2:0] pins, configure these pins in the most proper way
according to the result of signal integrity analysis. If SI analysis is impossible, use switches or jumpers
to select between pull-ups and pull-downs (or just populate the resistors in different ways to obtain the
best signal integrity if SI analysis is impossible). See Figure 8.
TS 101S
CO N TRO LI M P0
CO N TRO LI M P1
CO N TRO LI M P2
DS0
DS1
DS2
Onl y popul at e one of t he r es i s t or s
connected to each pi n
VDD _I O
TS 101S
CO N TRO LI M P0
CO N TRO LI M P1
CO N TRO LI M P2
DS0
DS1
DS2
Us e swi t c hes or j umper s t o s el e
bet ween pul l ups and pul l downs
VDD _I O
ct
Figure 8. Drive strength configuration methods
Hardware Design Checklist for ADSP-TS101S TigerSHARC® Processors (EE-176) Page 8 of 11
a
3. Internal pull-ups or pull-downs are too weak to be relied on. Use external pull-ups or pull-downs to
keep the bi-directional and input pins in de-asserted state should these pins be unused in your system
or during transient time between drivers.
Unused Inputs Unused Outputs Pins that must be connected
Pins Handling Method Pins Handling Method Pins
Addr31-0 PD /MS1-0 NC LCLK_N
Data63-0 NC /MSH NC LCLK_P
/RD NC (internal pull-up1) /BUSLOCK NC LCLKRAT2-0
/WRL NC (internal pull-up1) /FLYBY NC SCLK_N
/WRH NC (internal pull-up1) /IOEN NC SCLK_P
ACK PU /LDQM NC SCLKFREQ
/BRST NC (internal pull-up1) /HDQM NC /RESET
/BR7-0 PU /SDA10 NC CONTROLIMP2-0
/BOFF PU /LxCLKOUT
/HBR PU LxDIR
PU for ID7-1, PU or NC
/HBG
/CPA
/DPA
/DMAR3-0 PU
/MSSD NC (internal pull-up1)
/RAS NC (internal pull-up1)
/CAS NC (internal pull-up1)
SDCKE NC (internal pull-up1)
/SDWE NC (internal pull-up1)
FLAG3-0 NC (internal pull-down1)
/IRQ3-0 NC (internal pull-up1)
LxData7-0 NC
LxCLKIN PU
2
TCK
2
TDI
2
TMS
NC = No Connection.
PU = Pull-up to VDD_IO through 10KΩ resistor is required.
PD = Pull-down to VSS through 10KΩ resistor is required.
1
That means there is an internal pull-up or pull-down resistor (100KΩ ±50%) on this pin.
2
For more detailed information, refer to EE-68.
3
Refer to Table 1.
for ID0
/EMU
PU for ID7-1, PU or NC
for ID0
PU for ID7-1, PU or NC
for ID0
PU
NC (internal pull-up)
NC (internal pull-up)
2
NC DS2-0
NC /BMS3 (Strap – EBOOT)
NC /BM3 (Strap – IRQEN)
TMR0E3 (Strap – TM1)
L2DIR3 (Strap – TM2)
VDD
VDD_A
VDD_IO
VREF
VSS
VSS_A
2
/TRST
(must be pulsed or
low after power up)
held
Table 2. Handling pins
Hardware Design Checklist for ADSP-TS101S TigerSHARC® Processors (EE-176) Page 9 of 11
4. According to anomaly #29 of the ADSP-TS101S anomaly list [3], the LDQM and HDQM pins have
internal pull-downs instead of pull-ups. If you want to use external pull-ups, you may require stronger
pull-up resistors to overcome the internal pull-down resistors.
5. SDCKE pin has internal pull-up or pull-down behavior in different situations. If you want to pull the
signal down or up externally , use a stronger pull-down or pull-down resistor to overcome the internal
resistor.
6. Connect LEDs to unused flag pins to provide explicit indications of instruction flow or machine status
for SW and HW debugging.
7. Provide enough space around the device in case a heat sink is needed.
8. Always review the latest errata.
a
Hardware Design Checklist for ADSP-TS101S TigerSHARC® Processors (EE-176) Page 10 of 11
a
References
[1] ADSP-TS101 TigerSHARC Processor Hardware Reference. Rev. 1.0, April 2003.Analog Devices Inc.
[2] ADSP-TS101S TigerSHARC Embedded Processor Data Sheet. Rev. A. Analog Devices Inc.
[3] TigerSHARC Anomaly List for Revision(s) TS101S-0.0, TS101S-0.1, TS101S-02. July 2003. Analog Devices Inc.
[4] Estimating Power For The ADSP-TS101S (EE-169). February 2003. Analog Devices Inc.
[5] ADSP-TS101S TigerSHARC Processor Boot Loader Kernels Operation (EE-174). April 2003. Analog Devices Inc.
[6] Analog Devices JTAG Emulation Technical Reference (EE-68). Rev. 2.6, July 2003. Analog Devices Inc.
Document History
Version Description
Rev 3 – July 06, 2004
by Eric Yang
Rev 0.1 – December 04, 2003
by Eric Yang
Rev 0.0 – November 09, 2002
by Eric Yang
Bullet 4 added in Linkport segment.
Title changed from Hardware design checklist for ADSP-TS101S to
Hardware Design Checklist for ADSP-TS101S TigerSHARC Processors.
Added Introduction section.
Modified Table 2:
• Handling method of unused Addr31-0 pins – from NC to PD
• Handling method of unused LxCLKIN pins – from NC to PU
Added section to explain the method to handle LDQM and HDQM pins, according to
anomaly list.
Added section to explain the method to handle SDCKE pin.
Deleted the web links in bullet 13 in Cluster Bus section.
Changed the names of reference materials.
Several sentences reworded from language perspective.
Initial Release
Hardware Design Checklist for ADSP-TS101S TigerSHARC® Processors (EE-176) Page 11 of 11
Loading...