Analog Devices, Inc. reserves the right to change this product without
prior notice. Information furnished by Analog Devices is believed to be
accurate and reliable. However, no responsibility is assumed by Analog
Devices for its use; nor for any infringement of patents or other rights of
third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.
Trademark and Service Mark Notice
The Analog Devices logo, VisualDSP++, Blackfin, EZ-KIT Lite, and
EZ-Extender are registered trademarks of Analog Devices, Inc. EZ-Board
is a trademark of Analog Devices, Inc.
All other brand and product names are trademarks or service marks of
their respective owners.
Regulatory Compliance
The ADSP-BF518F EZ-Board is designed to be used solely in a laboratory
environment. The board is not intended for use as a consumer end product or as a portion of a consumer end product. The board is an open
system design which does not include a shielded enclosure and therefore
may cause interference to other electrical devices in close proximity. This
board should not be used in or near any medical equipment or RF devices.
The ADSP-BF518F EZ-Board has been certified to comply with the
essential requirements of the European EMC directive 2004/108/EC and
therefore carries the “CE” mark.
The ADSP-BF518F EZ-Board has been appended to Analog Devices, Inc.
EMC Technical File (EMC TF) referenced DSPTOOLS1, issue 2 dated
June 4, 2008 and was declared CE compliant by an appointed Notified
Body (No.0673) as listed below.
Notified Body Statement of Compliance: Z600ANA2.032, dated March,
2009.
Issued by: Technology International (Europe) Limited
60 Shrivenham Hundred Business Park
Shrivenham, Swindon, SN6 8TY, UK
The EZ-Board evaluation system contains ESD (electrostatic discharge)
sensitive devices. Electrostatic charges readily accumulate on the human
body and equipment and can discharge without detection. Permanent
damage may occur on devices subjected to high-energy discharges. Proper
ESD precautions are recommended to avoid performance degradation or
loss of functionality. Store unused EZ-Board boards in the protective shipping package.
CONTENTS
PREFACE
Product Overview ......................................................................... xiii
Purpose of This Manual .................................................................. xv
Intended Audience ......................................................................... xvi
Manual Contents ........................................................................... xvi
What’s New in This Manual .......................................................... xvii
Technical or Customer Support ..................................................... xvii
Supported Processors .................................................................... xviii
Product Information .................................................................... xviii
Analog Devices Web Site ........................................................ xviii
VisualDSP++ Online Documentation ....................................... xix
Technical Library CD ............................................................... xix
Related Documents ................................................................... xx
Notation Conventions .................................................................... xxi
OTP and Dual Power ................................................................. B-13
Power ........................................................................................ B-14
Series Terminators ...................................................................... B-15
INDEX
ADSP-BF518F EZ-Board Evaluation System Manualix
CONTENTS
xADSP-BF518F EZ-Board Evaluation System Manual
PREFACE
Thank you for purchasing the ADSP-BF518F EZ-Board™, Analog
Devices, Inc. evaluation system for ADSP-BF512/BF512F,
ADSP-BF514/BF514F, ADSP-BF516/BF516F, and
ADSP-BF518/BF518F Blackfin® processors.
Blackfin processors embody a new type of embedded processor designed
specifically to meet the computational demands and power constraints of
today’s embedded audio, video, and communications applications. They
deliver breakthrough signal-processing performance and power efficiency
within a reduced instruction set computing (RISC) programming model.
Blackfin processors support a media instruction set computing (MISC)
architecture. This architecture is the natural merging of RISC, media
functions, and digital signal processing (DSP) characteristics. Blackfin
processors deliver signal-processing performance in a microprocessor-like
environment.
Based on the Micro Signal Architecture (MSA), Blackfin processors combine a 32-bit RISC instruction set, dual 16-bit multiply accumulate
(MAC) DSP functionality, and eight-bit video processing performance
that had previously been the exclusive domain of very-long instruction
word (VLIW) media processors.
The evaluation board is designed to be used in conjunction with the VisualDSP++® development environment to test the capabilities of the
ADSP-BF512/BF512F, ADSP-BF514/BF514F, ADSP-BF516/BF516F,
ADSP-BF518F EZ-Board Evaluation System Manualxi
and ADSP-BF518/BF518F Blackfin processors. The VisualDSP++ development environment aids advanced application code development and
debug, such as:
•Create, compile, assemble, and link application programs written
in C++, C, and assembly
•Load, run, step, halt, and set breakpoints in application programs
•Read and write data and program memory
•Read and write core and peripheral registers
•Plot memory
Access to the processor from a personal computer (PC) is achieved
through a USB port or an external JTAG emulator. The USB interface of
the standalone debug agent gives unrestricted access to the processor and
evaluation board’s peripherals. Analog Devices JTAG emulators offer
faster communication between the host PC and target hardware. To learn
more about Analog Devices emulators and processor development tools,
go to
http://www.analog.com/dsp/tools/.
The ADSP-BF518F EZ-Board provides example programs to demonstrate
the capabilities of the product.
L
xiiADSP-BF518F EZ-Board Evaluation System Manual
The ADSP-BF518F EZ-Board installation is part of the VisualDSP++ installation. As an EZ-KIT Lite, an EZ-Board is a
licensed product that offers an unrestricted evaluation license for
the first 90 days. For details about evaluation license restrictions
after the 90 days, refer to “Evaluation License Restrictions” on
page 1-8 and the VisualDSP++ Installation Quick Reference Card.
Product Overview
The board features:
•Analog Devices ADSP-BF518F Blackfin processor
D Core performance up to 400 MHz
D External bus performance up to 80 MHz
D 176-pin LQFP package
D 25 MHz crystal
•Programmable VDDINT core power
D Analog Devices AD5258 TWI digital potentiometer
D Analog Devices ADP1715 low dropout linear regulator
• Synchronous dynamic random access memory (SDRAM)
Preface
D Micron MT48LC32M16A2TG – 64 MB (32M x 16-bits)
•Parallel flash memory
D Numonyx M29W320EB – 4 MB (2M x 16-bits)
•eMMC flash memory
D Micron MTFC2GDKDM – 2 GB
•SPI flash memory
D Numonyx M25P16 – 16 Mb
ADSP-BF518F EZ-Board Evaluation System Manualxiii
Product Overview
•Analog audio interface
D Analog Devices SSM2603 low-power audio codec
D One stereo LINE OUT jack
D One headphone LINE IN
D
One input MIC jack
D One input stereo LINE IN jack
•Ethernet interface
D National Semiconductor DP83848 PHY device
D 10-BaseT and 100-BaseTX
D Auto-MDIX
•ADC interface
D Analog Devices AD7266 2 MSPS, 12-bit, 3-channel SAR
D Five LEDs: one board reset (red), three general-purpose
(amber), one configurable ethernet LEDs (amber) and one
power (green)
xivADSP-BF518F EZ-Board Evaluation System Manual
•Push buttons
D Three push buttons: one reset, two programmable flags with
debounce logic
•Expansion interface II
D Next generation of the expansion interface design, provides
access to most of the ADSP-BF518F processor signals
•Land grid array
D Easy probing of all port pins and most EBIU signals
•Other features
D JTAG ICE 14-pin header
D Blackfin power measurement jumpers
Preface
For information about the hardware components of the EZ-Board, refer
to “ADSP-BF518F EZ-Board Hardware Reference” on page 2-1.
Purpose of This Manual
The ADSP-BF518F EZ-Board Evaluation System Manual provides instructions for installing the product hardware (board). The text describes
operation and configuration of the board components and provides guidelines for running your own code on the ADSP-BF518F EZ-Board.
Finally, a schematic and a bill of materials are provided for reference.
The product software installation is detailed in the VisualDSP++ Installa-tion Quick Reference Card.
ADSP-BF518F EZ-Board Evaluation System Manualxv
Intended Audience
Intended Audience
The primary audience for this manual is a programmer who is familiar
with Analog Devices processors. This manual assumes that the audience
has a working knowledge of the appropriate processor architecture and
instruction set. Programmers who are unfamiliar with Analog Devices
processors can use this manual, but should supplement it with other texts
(such as the ADSP-BF51x Blackfin Processor Hardware Reference and
Blackfin Processor Instruction Set Reference) that describe your target
architecture.
Programmers who are unfamiliar with VisualDSP++ should refer to the
VisualDSP++ online Help and user’s or getting started guides. For the
locations of these documents, see “Related Documents”.
Manual Contents
The manual consists of:
•Chapter 1, “Using ADSP-BF518F EZ-Board” on page 1-1
Describes EZ-Board functionality from a programmer’s perspective
and provides an easy-to-access memory map.
•Chapter 2, “ADSP-BF518F EZ-Board Hardware Reference” on
page 2-1
Provides information on the EZ-Board hardware components.
•Appendix A, “ADSP-BF518F EZ-Board Bill Of Materials” on
page A-1
Provides a list of components used to manufacture the EZ-Board.
•Appendix B, “ADSP-BF518F EZ-Board Schematic” on page B-1
Provides the resources to allow board-level debugging or to use as a
reference guide. Appendix B is part of the online Help.
xviADSP-BF518F EZ-Board Evaluation System Manual
Preface
What’s New in This Manual
The ADSP-BF518F EZ-Board Evaluation System Manual has been updated
to reflect the latest board revision. In addition, modifications and corrections based on errata reports against the previous manual revision have
been made.
Technical or Customer Support
You can reach Analog Devices, Inc. Customer Support in the following
ways:
•Visit the Embedded Processing and DSP products Web site at
•Contact your Analog Devices, Inc. local sales office or authorized
distributor
•Send questions by mail to:
Analog Devices, Inc.
One Technology Way
P.O. Box 9106
Norwood, MA 02062-9106
USA
ADSP-BF518F EZ-Board Evaluation System Manualxvii
Supported Processors
Supported Processors
This evaluation system supports Analog Devices ADSP-BF512/BF512F,
ADSP-BF514/BF514F, ADSP-BF516/BF516F, and
ADSP-BF518/BF518F Blackfin embedded processors.
Product Information
Product information can be obtained from the Analog Devices Web site,
VisualDSP++ online Help system, and a technical library CD.
Analog Devices Web Site
The Analog Devices Web site, www.analog.com, provides information
about a broad range of products—analog integrated circuits, amplifiers,
converters, and digital signal processors.
To access a complete technical library for each processor family, go to
http://www.analog.com/processors/technical_library. The manuals
selection opens a list of current manuals related to the product as well as a
link to the previous revisions of the manuals. When locating your manual
title, note a possible errata check mark next to the title that leads to the
current correction report against the manual.
Also note, MyAnalog.com is a free feature of the Analog Devices Web site
that allows customization of a Web page to display only the latest information about products you are interested in. You can choose to receive
weekly e-mail notifications containing updates to the Web pages that meet
your interests, including documentation errata against all manuals.
MyAnalog.com provides access to books, application notes, data sheets,
code examples, and more.
Visit
MyAnalog.com to sign up. If you are a registered user, just log on.
Your user name is your e-mail address.
xviiiADSP-BF518F EZ-Board Evaluation System Manual
Preface
VisualDSP++ Online Documentation
Online documentation comprises the VisualDSP++ Help system, software
tools manuals, hardware tools manuals, processor manuals, Dinkum
Abridged C++ library, and FLEXnet License Tools software documentation. You can search easily across the entire VisualDSP++ documentation
set for any topic of interest.
For easy printing, supplementary Portable Documentation Format (.pdf)
files for all manuals are provided on the VisualDSP++ installation CD.
Each documentation file type is described as follows.
File Description
.chmHelp system files and manuals in Microsoft help format
.htm or
.html
.pdfVisualDSP++ and processor manuals in PDF format. Viewing and printing the
Dinkum Abridged C++ library and FLEXnet License Tools software documentation. Viewing and printing the .html files requires a browser, such as Internet
Explorer 6.0 (or higher).
.pdf files requires a PDF reader, such as Adobe Acrobat Reader (4.0 or higher).
Technical Library CD
The technical library CD contains seminar materials, product highlights, a
selection guide, and documentation files of processor manuals, VisualDSP++ software manuals, and hardware tools manuals for the following
processor families: Blackfin, SHARC, TigerSHARC, ADSP-218x, and
ADSP-219x.
To order the technical library CD, go tohttp://www.analog.com/proces-
sors/technical_library
processor, click the request CD check mark, and fill out the order form.
, navigate to the manuals page for your
ADSP-BF518F EZ-Board Evaluation System Manualxix
Product Information
Data sheets, which can be downloaded from the Analog Devices Web site,
change rapidly, and therefore are not included on the technical library
CD. Technical manuals change periodically. Check the Web site for the
latest manual revisions and associated documentation errata.
Related Documents
For information on product related development software, see the following publications.
Table 1. Related Processor Publications
TitleDescription
ADSP-BF512/ADSP-BF514/ADSP-BF516/ADSPBF518 Blackfin Embedded Processor Preliminary
Data Sheet
ADSP-BF51x Blackfin Processor Hardware Reference
Blackfin Processor Programming ReferenceDescription of all allowed processor assem-
General functional description, pinout, and
timing of the processor.
Description of internal processor architecture and all register functions.
bly instructions.
Table 2. Related VisualDSP++ Publications
TitleDescription
ADSP-BF518F EZ-Board Evaluation System Manual
VisualDSP++ User’s GuideDescription of VisualDSP++ features and
VisualDSP++ Assembler and Preprocessor ManualsDescription of the assembler function and
VisualDSP++ C/C++ Complier and Library Manual for Blackfin Processors
Description of the hardware capabilities of
the evaluation system; description of how to
access these capabilities in the VisualDSP++
environment.
usage.
commands.
Description of the complier function and
commands for Blackfin processors.
xxADSP-BF518F EZ-Board Evaluation System Manual
Preface
Table 2. Related VisualDSP++ Publications (Cont’d)
TitleDescription
VisualDSP++ Linker and Utilities ManualDescription of the linker function and com-
mands.
VisualDSP++ Loader and Utilities ManualDescription of the loader/splitter function
and commands.
VisualDSP++ Device Drivers and System Services
Manual for Blackfin Processors
Description of the device drivers’ and system
services’ functions and commands.
Notation Conventions
Text conventions used in this manual are identified and described as
follows.
ExampleDescription
Close command
(File menu)
{this | that}Alternative required items in syntax descriptions appear within curly
[this | that]Optional items in syntax descriptions appear within brackets and sepa-
[this,…]Optional item lists in syntax descriptions appear within brackets delim-
Titles in reference sections indicate the location of an item within the
VisualDSP++ environment’s menu system (for example, the Close command appears on the File menu).
brackets and separated by vertical bars; read the example as
that. One or the other is required.
rated by vertical bars; read the example as an optional this or that.
ited by commas and terminated with an ellipse; read the example as an
optional comma-separated list of
this.
this or
.SECTIONCommands, directives, keywords, and feature names are in text with
letter gothic font.
filenameNon-keyword placeholders appear in text with italic style format.
ADSP-BF518F EZ-Board Evaluation System Manualxxi
Notation Conventions
L
a
[
ExampleDescription
Note: For correct operation, ...
A Note provides supplementary information on a related topic. In the
online version of this book, the word Note appears instead of this
symbol.
Caution: Incorrect device operation may result if ...
Caution: Device damage may result if ...
A Caution identifies conditions or inappropriate usage of the product
that could lead to undesirable results or product damage. In the online
version of this book, the word Caution appears instead of this symbol.
Warn in g: Injury to device users may result if ...
A Warning identifies conditions or inappropriate usage of the product
that could lead to conditions that are potentially hazardous for the
devices users. In the online version of this book, the word Wa rn in g
appears instead of this symbol.
xxiiADSP-BF518F EZ-Board Evaluation System Manual
1USING ADSP-BF518F
EZ-BOARD
This chapter provides information to assist you with development of programs for the ADSP-BF518F EZ-Board evaluation system.
The following topics are covered.
•“Package Contents” on page 1-3
•“Default Configuration” on page 1-4
•“EZ-Board Installation” on page 1-4
•“EZ-Board Session Startup” on page 1-6
•“Evaluation License Restrictions” on page 1-8
•“Memory Map” on page 1-9
•“SDRAM Interface” on page 1-10
•“Parallel Flash Memory Interface” on page 1-11
•“eMMC Interface” on page 1-12
•“SPI Interface” on page 1-13
•“Parallel Peripheral Interface (PPI)” on page 1-14
•“Rotary Encoder Interface” on page 1-15
•“Ethernet Interface” on page 1-15
•“Audio Interface” on page 1-16
ADSP-BF518F EZ-Board Evaluation System Manual1-1
•“ADC Interface” on page 1-17
•“UART Interface” on page 1-18
•“RTC Interface” on page 1-19
•“LEDs and Push Buttons” on page 1-20
•“JTAG Interface” on page 1-21
•“Land Grid Array” on page 1-21
•“Expansion Interface II” on page 1-22
•“Power Measurements” on page 1-23
•“Power-On-Self Test” on page 1-23
•“Example Programs” on page 1-24
•“Background Telemetry Channel” on page 1-24
•“Reference Design Information” on page 1-24
For information about VisualDSP++, including the boot loading, target
options, and other facilities, refer to the online Help.
For more information about the ADSP-BF518F Blackfin processor, see
documents referred to as “Related Documents”.
1-2ADSP-BF518F EZ-Board Evaluation System Manual
Using ADSP-BF518F EZ-Board
Package Contents
Your ADSP-BF518F EZ-KIT Lite evaluation system package contains the
following items.
•ADSP-BF518F EZ-Board
•VisualDSP++ Installation Quick Reference Card
•CD containing:
D VisualDSP++ software
D ADSP-BF518F EZ-Board debug software
D USB driver files
D Example programs
D ADSP-BF518F EZ-Board Evaluation System Manual
•Universal 5.0V DC power supply
•256 MB SD card
•7-foot Ethernet patch cable
•Two 6-foot 3.5 mm male-to-male audio cables
If any item is missing, contact the vendor where you purchased your
EZ-Board or contact Analog Devices, Inc.
ADSP-BF518F EZ-Board Evaluation System Manual1-3
Default Configuration
Default Configuration
The ADSP-BF518F EZ-Board board is designed to run outside your personal computer as a stand-alone unit. You do not have to open your
computer case.
The EZ-Board evaluation system contains ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and
equipment and can discharge without detection. Permanent damage may
occur on devices subjected to high-energy discharges. Proper ESD precautions
are recommended to avoid performance degradation or loss of functionality.
Store unused EZ-Board in the protective shipping package.
When removing the EZ-Board from the package, handle the board carefully to avoid the discharge of static electricity, which can damage some
components. Figure 1-1 shows the default jumper and switch settings,
connector locations, and LEDs used in installation. Confirm that your
board is in the default configuration before using the board.
EZ-Board Installation
For correct operation, install the software in the order presented in the
VisualDSP++ Installation Quick Reference Card. Substitute instructions in
step 3 with instructions in this section.
There are two options to connect the EZ-Board hardware to a personal
computer (PC) running VisualDSP++ 5.0: via an Analog Devices emulator or via a standalone debug agent module. The standalone debug agent
allows a debug agent to interface to the ADSP-BF518F EZ-Board. The
standalone debug agent is shipped with the kit.
1-4ADSP-BF518F EZ-Board Evaluation System Manual
Using ADSP-BF518F EZ-Board
Figure 1-1. Default EZ-Board Hardware Setup
ADSP-BF518F EZ-Board Evaluation System Manual1-5
EZ-Board Session Startup
To connect the EZ-Board to a PC via an emulator:
1. Plug the 5V adaptor into connector
2. Attachthe emulator header to connector P1 (labeled JTAG) on the
back side of the EZ-Board.
To connect the EZ-Board to a PC via a standalone debug agent:
a
The debug agent can be used only when power is supplied from the
wall adaptor.
1. Attach the standalone debug agent to connectors P1 (labeled JTAG)
and ZP1 on the backside of the EZ-Board, watching for the keying
pin of P1 to connect correctly. Plug the 5V adaptor into connector
J3 (labeled 5V).
2. Plug one side of the provided USB cable into the USB connector of
the standalone debug agent. Plug the other side of the cable into a
USB port of the PC running VisualDSP++ 5.0 update 5 or later.
3. Verify that the yellow USB monitor LED on the standalone debug
agent (LED4, located on the back side of the board) is lit. This signifies that the board is communicating properly with the host PC
and ready to run VisualDSP++.
J3 (labeled 5V).
EZ-Board Session Startup
1. If you are running VisualDSP++ for the first time, navigate to the
VisualDSP++ environment via the Start–>Programs menu. The
main window appears. Note that VisualDSP++ is not connected to
any session. Skip the rest of this step to step 2.
If you have run VisualDSP++ previously, the last opened session
appears on the screen. You can override the default behavior and
force VisualDSP++ to start a new session by pressing and holding
1-6ADSP-BF518F EZ-Board Evaluation System Manual
Using ADSP-BF518F EZ-Board
down the Ctrl key while starting VisualDSP++. Do not release the
Ctrl key until the Session Wizard appears on the screen. Go to
step 3.
2. To connect to a new EZ-KIT Lite session, start Session Wizard by
selecting one of the following.
•From the Session menu, New Session.
•From the Session menu, Session List. Then click New Ses-sion from the Session List dialog box.
•From the Session menu, Connect to Target.
3. The Select Processor page of the wizard appears on the screen.
Ensure Blackfin is selected in Processor family. In Choose a target processor, select ADSP-BF518F. Click Next.
4. The Select Connection Type page of the wizard appears on the
screen. For standalone debug agent connections, select EZ-KIT Lite and click Next. For emulator connections, select Emulator
and click Next.
5. The Select Platform page of the wizard appears on the screen.
For standalone debug agent connections, ensure that the selected
platform is ADSP-BF518F EZ-KIT Lite via Debug Agent. For
emulator connections, choose the type of emulator that is connected. Specify your own Session name for the session or accept
the default name.
The session name can be a string of any length; although, the box
displays approximately 32 characters. The session name can
include space characters. If you do not specify a session name,
VisualDSP++ creates a session name by combining the name of the
selected platform with the selected processor. The only way to
change a session name later is to delete the session and open a new
ADSP-BF518F EZ-Board Evaluation System Manual1-7
Evaluation License Restrictions
session.
Click Next.
6. The Finish page of the wizard appears on the screen. The page dis-
plays your selections. Check the selections. If you are not satisfied,
click Back to make changes; otherwise, click Finish. VisualDSP++
creates the new session and connects to the EZ-Board. Once connected, the main window’s title is changed to include the session
name set in step 5.
L
To disconnect from a session, click the disconnect button
or select Session–>Disconnect from Target.
To delete a session, select Session –> Session List. Select the ses-
sion name from the list and click Delete. Click OK.
Evaluation License Restrictions
The ADSP-BF518F EZ-Board installation is part of the VisualDSP++
installation. The EZ-Board is a licensed product that offers an unrestricted
evaluation license for the first 90 days. Once the initial unrestricted
90-day evaluation license expires:
•VisualDSP++ restricts a connection to the ADSP-BF518F
EZ-Board via the USB port of the standalone debug agent interface
only. Connections to simulators and emulation products are no
longer allowed.
•The linker restricts a user program to 12 KB of memory for code
space with no restrictions for data space.
•The EZ-Board hardware must be connected and powered up to use
VisualDSP++ with a valid evaluation or permanent license.
Refer to the VisualDSP++ Installation Quick Reference Card for details.
1-8ADSP-BF518F EZ-Board Evaluation System Manual
Using ADSP-BF518F EZ-Board
Memory Map
The ADSP-BF518F processor has internal static random access memory
(SRAM) used for instructions and data storage. See Table 1-1. The internal memory details can be found in the ADSP-BF51x Blackfin Processor
Hardware Reference.
The ADSP-BF518F EZ-Board includes four types of external memory:
synchronous dynamic random access memory (SDRAM), serial peripheral
interconnect (SPI) flash, parallel flash, and eMMC. See Table 1-2. For
more information about a specific memory type, go to the respective section in this chapter.
Table 1-1. EZ-Board Internal Memory Map
Start AddressContent
0xEF00 0000BOOT ROM (32K BYTE)
0xEF00 8000Reserved
0xFF80 0000DATA BANKA SRAM (16K BYTE)
0xFF80 4000DATA BANKA SRAM/CACHE (16K BYTE)
0xFF80 8000Reserved
0xFF90 0000DATA BANKB SRAM (16K BYTE)
0xFF90 4000DATA BANKB SRAM/CACHE (16K BYTE)
0xFF90 8000Reserved
0xFFA0 0000INSTRUCTION BANK A SRAM (16K BYTE)
0xFFA0 4000INSTRUCTION BANK B SRAM (16K BYTES)
0xFFA0 8000Reserved
0xFFA1 0000INSTRUCTION BANK C SRAM/CACHE (16K BYTE)
0xFFA1 4000Reserved
0xFFB0 0000SCRATCHPAD SRAM (4K BYTE)
ADSP-BF518F EZ-Board Evaluation System Manual1-9
SDRAM Interface
Table 1-1. EZ-Board Internal Memory Map (Cont’d)
Start AddressContent
0xFFB0 1000Reserved
0xFFC0 0000SYSTEM MMR REGISTERS
0xFFE0 0000CORE MMR REGISTERS
Table 1-2. EZ-Board External Memory Map
Start AddressEnd AddressContent
0x0000 00000x03FF FFFFSDRAM (SDRAM)
0x0800 00000x1FFF FFFFReserved
0x2000 00000x200F FFFFASYNC memory bank 0 (flash)
0x2010 00000x201F FFFFASYNC memory bank 1 (flash)
0x2020 00000x202F FFFFASYNC memory bank 2 (flash)
0x2030 00000x203F FFFFASYNC memory bank 3 (flash)
0x2040 00000xEEFF FFFFReserved
SDRAM Interface
The ADSP-BF518F processor connects to a 64 MB Micron
MT48LC32M16A2TG-75 chip through the external bus interface unit
(EBIU). The SDRAM chip can operate at a maximum clock frequency of
80 MHz, which is the ADSP-BF518F processor limitation.
With a VisualDSP++ session running and connected to the EZ-Board via
the USB standalone debug agent, the SDRAM registers are configured
automatically each time the processor is reset. The values are used whenever SDRAM is accessed through the debugger (for example, when
viewing memory windows or loading a program).
1-10ADSP-BF518F EZ-Board Evaluation System Manual
Using ADSP-BF518F EZ-Board
To disable the automatic setting of the SDRAM registers, select Target
Options from the Settings menu in VisualDSP++ and uncheck Use XML
reset values. For more information on changing the reset values, refer to
the online Help.
An example program is included in the EZ-Board installation directory to
demonstrate how to setup and access the SDRAM interface. For more
information on how to initialize the registers after a reset, search the VisualDSP++ online Help for “reset values”.
Parallel Flash Memory Interface
The parallel flash memory interface of the ADSP-BF518F EZ-Board contains a 4 MB (2M x 16 bits) Numonyx M29W320EB chip. Flash memory
connects to the 16-bit data bus and address lines 1 through 19. Chip
enable is decoded by the AMS0—3 select lines through NAND and AND
gates. The address range for flash memory is 0x2000 0000 to 0x203F FFFF.
Flash memory is pre-loaded with boot code for the power-on-self test
(POST) program. For more information, refer to “Power-On-Self Test”
on page 1-23. Flash memory also is preloaded with configuration flash
information, which contains board revision, BOM revision, and other
data.
By default, the EZ-Board boots from the 16-bit parallel flash memory.
The processor boots from flash memory if the boot mode select switch
(SW1) is set to position 1 (see “Boot Mode Select Switch (SW1)” on
page 2-8).
Flash memory code can be modified. For instructions, refer to the online
Help and example program included in the EZ-Board installation
directory.
For more information about the parallel flash device, refer to the Numonyx Web site:
ADSP-BF518F EZ-Board Evaluation System Manual1-11
http://www.numonyx.com/.
eMMC Interface
eMMC Interface
The ADSP-BF518F processor is equipped with a removable storage interface (RSI), which allows the 2 Gb Micron eMMC flash memory device to
be attached gluelessly to the processor. The eMMC interface is attached
via the processor’s specific RSI control and data lines. The eMMC interface shares pins with the secure digital (SD) interface, push buttons,
analog-to-digital converter (ADC) and expansion interface II.
The RSI signals can be disconnected from the eMMC interface by turning
switches SW20 and SW21 all OFF. See “eMMC Enable Switch (SW20–21)”
on page 2-13 for more information.
For more information about the eMMC device, refer to the Micron Web
site: http://www.micron.com/.
An example program is included in the EZ-Board installation directory to
demonstrate how to setup and access the eMMC interface.
SD Interface
The ADSP-BF518F processor has a secure digital interface. The SD interface consists of a clock pin, a command pin, a card detect pin, and a
four-bit data bus. The SD interface of the processor connects gluelessly to
the on-board SD connector. The SD interface is attached via the processor’s specific RSI control and data lines. The interface shares pins with the
eMMC interface, codec, and expansion interface II. The memory can be
written to in one-bit and four-bit modes. For more information, refer to
“SD Connector (J13)” on page 2-22. An example program is included in
the EZ-Board installation directory to demonstrate how to setup and
access the SD interface.
1-12ADSP-BF518F EZ-Board Evaluation System Manual
Using ADSP-BF518F EZ-Board
SPI Interface
The ADSP-BF518F processor has two serial peripheral interface (SPI)
ports with multiple chip select lines. The SPI0 port connects directly to
serial flash memory and expansion interface II.
External serial flash memory is a 16 Mb ST M25P16 device, selected
using the SPISEL2 line of the processor. By default, SPI flash is not connected to the processor; see “SPI FLASH CS Enable Jumper (JP16)” on
page 2-16 for more information. Internal serial flash memory is a 4 Mb
device, selected using an internal SPISSEL line of the processor.
External SPI flash memory is factory programmed with Das U-Boot—the
universal boot loader. Das U-Boot (U-Boot for short) is open source firmware for embedded processors, including the ADSP-BF518F Blackfin
processors. U-Boot can load files from a variety of peripherals, such as a
serial connection, an Ethernet network connection, or flash memories.
U-Boot is executed at system reset, which automatically loads up another
application (such as the Linux kernel or a stand alone application).
U-Boot can parse many types of files on many types of storage devices.
U-Boot is controlled via a serial connection. The default setting is 56700
baud, 8 data bits, No parity, 1 stop bit. See “RS-232 Connector (J2)” on
page 2-21 for information on the serial connector.
For more information about U-Boot, refer to the online documentation
at:
SPI flash can be modified. For instructions, refer to the VisualDSP++
online Help, example program included in the EZ-Board installation
directory, and U-Boot documentation. U-Boot includes an SPI flash
driver and can be used to download a new file over Ethernet or serial connection, and write the fileto SPI flash.
By default, the EZ-Board boots from the 16-bit flash parallel memory.
Internal or external SPI flash can be selected as the boot source by setting
the boot mode select switch (
SW1) to position 3. See “Boot Mode Select
Switch (SW1)” on page 2-8.
Parallel Peripheral Interface (PPI)
The ADSP-BF518F processor provides a parallel peripheral interface
(PPI), supporting data widths up to 16 bits. The PPI interface provides
three multiplexed frame syncs, a multiplexed clock, and 16 multiplexed
data lines. The full PPI port is accessible on the expansion interface II
connector (P3). See “Expansion Interface II Connector (P3)” on
page 2-23.
The PPI signals connect to multi-functional pins. The PPI is shared with
the on-board codec, eMMC interface, SD interface, and Ethernet IC. To
use the PPI on the expansion interface, disable the codec by turning
switch
SW15 to all OFF (see “SPORT0 ENBL Switch (SW15)” on
page 2-12). The eMMC interface is disabled by turning switches SW20 and
SW21 to all OFF, and the SPI flash is disabled by removing the jumper from
JP16. See “eMMC Enable Switch (SW20–21)” on page 2-13 and “SPI
FLASH CS Enable Jumper (JP16)” on page 2-16 for more information.
The PPI is not used on the EZ-Board, the PPI is intended for use on the
expansion interface II.
1-14ADSP-BF518F EZ-Board Evaluation System Manual
Using ADSP-BF518F EZ-Board
Rotary Encoder Interface
The ADSP-BF518F processor has a built-in, up-down counter with support for a rotary encoder. The three-wire rotary encoder interface connects
to the thumbwheel rotary switch (SW19) and expansion interface II. The
rotary encoder can be turned clockwise for the up function, counter clockwise for the down function, or can be pushed towards the center of the
board to clear the counter.
The rotary switch is a two-bit quadrature (gray code) counter with a
detent, meaning that both the down signal (CDG) and up signal (CUD) toggle when the count register increases on a rotation to the right. Upon
rotating to the left, CDG and CUD toggle, and the overall count decreases.
If the processor pins are needed for the expansion interface II, disconnect
the rotary encoder switch via the three-position rotary enable switch
(SW19). For more information, see “Encoder Enable Switch (SW19)” on
page 2-12.
An example program is included in the EZ-Board installation directory to
demonstrate how to set up and access the rotary encoder interface.
Ethernet Interface
The ADSP-BF518F processor has an integrated Ethernet MAC with a
media independent interface (MII), which connects to an external PHY
device. The EZ-Board provides a National Semiconductor DP83848C
Ethernet PHY with auto-MDIX, fully compliant with IEEE 802.3u standards. The DP83848C chip supports 10BASE-T and 100BASE-TX
operations. The part is attached gluelessly to the processor.
The Ethernet signals are shared with the PPI signals, connected to the
expansion interface II, and two MII connectors that can be used to interface with other PHY evaluation boards.
ADSP-BF518F EZ-Board Evaluation System Manual1-15
Audio Interface
The PHY can be put into a power-down mode by installing
power-down mode should be used whenever the PHY is not used, and the
the expansion interface signals are used. See “Ethernet Power Down
Jumper (JP17)” on page 2-16 for more information. The PHY can be put
into isolate mode by installing JP18. The isolate mode should be used
whenever the PHY is not used, and another PHY is connected to one of
the MII connectors. See “Ethernet Isolate Jumper (JP18)” on page 2-16
for more information.
The Ethernet chip is pre-loaded with a MAC address. The MAC address
for the EZ-Board is stored in the configuration flash section of the parallel
flash memory and can be found on a sticker on the bottom side of the
board.
The PHY device connects to a PulseJack with integrated magnetics and a
standard RJ-45 connector (J14). For more information, see “Ethernet
Connectors (J14–15)” on page 2-22.
Example programs are included in the EZ-Board installation directory to
demonstrate how to use the Ethernet interface.
JP17. The
Audio Interface
The audio interface of the EZ-Board consists of a low-power stereo codec,
SSM2603, with an integrated headphone driver and associated passive
components. There are two inputs, a stereo line in, and a mono microphone, as well as two outputs, a headphone, and a stereo line out. The
codec has integrated stereo ADCs, digital-to-analog converters (DACs),
and requires minimal external circuitry.
The codec connects to the ADSP-BF518F processor via the processor’s
serial port 0. The SPORT0 is disconnected from the codec by turning switch
SW15 OFF, which enables SPORT0 for the SD/eMMC interfaces or the
expansion interface II. See “SPORT0 ENBL Switch (SW15)” on
page 2-12 for more information.
1-16ADSP-BF518F EZ-Board Evaluation System Manual
Using ADSP-BF518F EZ-Board
The control interface of the codec is via a 2-wire interface (TWI).
Mic gain values of 14 dB, 0 dB, or –6 dB are selectable through switch
SW5. For more information, see “MIC Gain/Loopback Switch (SW5)” on
page 2-10.
Microphone bias is provided through a low-noise reference voltage. A
jumper on positions 2&3 of JP15 connects the MICBIAS signal to the audio
jack. Placing a jumper on positions 1&2 of JP15 connects the bias directly
to the mic signal. For more information, see “MIC Select Jumper (JP15)”
on page 2-16.
J4 and J5 are 3.5 mm connectors for the audio portion of the board. J5
connects the mic on the top portion and line-in on the bottom. J4 connects the headphone on the top portion and line-out on the bottom. If
there is no 3.5 mm cable plugged into the bottom of either J4 or J5, the
signals are looped back inside the connector. For more information, see
“Dual Audio Connectors (J4–5)” on page 2-22.
For testing, SW15 position 4 connects the MICIN signal to the right headphone. SW5 positions 5 and 6 loop the output of the codec to the input
when no cables are connected to J4 and J5. For more information, see
“SPORT0 ENBL Switch (SW15)” on page 2-12.
The EZ-Board is shipped with two 3.5 mm cables, which allow you to run
the example programs provided in the EZ-Board installation directory and
learn about the audio interface.
ADC Interface
The ADC interface of the EZ-Board consists of a dual, 12-bit, high-speed,
low-power, successive approximation analog-to-digital converter. The
device contains two converters, each preceded by a 3-channel multiplexer,
a low-noise, wide-bandwidth track, and holds an amplifier that can handle
ADSP-BF518F EZ-Board Evaluation System Manual1-17
UART Interface
input frequencies in excess of 30 MHz. The inputs to the ADC are configurable as either six differential or twelve single-ended inputs. The inputs
are accessed via a .1” spaced IDC connector.
The ADC connects to the ADSP-BF518F processor via the processor’s
serial port 1.
OFF, which enables SPORT1 for the expansion interface II or for the
SPORT1 is disconnected from the ADC by turning switch SW4
multi-function pins. In the latter case, the port’s signals can be used for
the RSI or as push buttons. See “SPORT1 Enable Switch (SW4)” on
page 2-9 for more information.
The ADC range is controlled by switch SW4 position 5. The switch selects
between the 2.5V and 5V input ranges. The max voltage range for a signal
connected to the ADC inputs is 0–5V. Any voltage outside of the range
can damage the EZ-Board. For more information, see “SPORT1 Enable
Switch (SW4)” on page 2-9.
For testing, switches SW22–23 connect an audio output signal of the codec
to the input channels of the ADC. Do not connect the ADC input connectors and have switches SW22–23ON at the same time. For more
information, see “ADC Loopback Switches (SW22–23)” on page 2-13.
UART Interface
The ADSP-BF518F processor has two built-in universal asynchronous
receiver transmitters (UARTs). UART0—1 share the processor’s pins with
other peripherals on the EZ-Board.
UART0 has full RS-232 functionality via the Analog Devices 3.3V
ADM3202 line driver and receiver (
switch SW10 position 4 to ON. This setting enables UART loopback and
should be installed only when running the POST program.
1-18ADSP-BF518F EZ-Board Evaluation System Manual
U21). When using UART0, do not set
Using ADSP-BF518F EZ-Board
UART0 and UART1 are connected to the expansion interface II connectors.
For more information, see “Expansion Interface II Connectors (P2 and
P4)” on page 2-23.
Example programs are included in the EZ-Board installation directory to
demonstrate UART and RS-232 operations.
For more information on the UART interface, refer to the ADSP-BF51x Blackfin Processor Hardware Reference.
RTC Interface
The ADSP-BF518F processor has a real-time clock (RTC) and a watchdog
timer. Typically, the RTC interface is used to implement a real-time
watchdog or a life counter of the time elapsed since the last system reset.
The EZ-Board is equipped with a Panasonic CR1632 lithium coin and 3V
battery supplying 125 mAh. The 3V battery and 3.3V supply of the board
connect to the RTC power pin of the processor. When the EZ-Board is
powered, the RTC circuit uses the board power to supply voltage to the
RTC pin. When the EZ-Board is not powered, the RTC circuit uses the
lithium battery to maintain power to the RTC pin. After removing the
mylar, the battery lasts for about one year with the EZ-Board unpowered.
Example programs are included in the EZ-Board installation directory to
demonstrate the RTC features.
L
For more information on the RTC and watchdog timer, refer to the
ADSP-BF51x Blackfin Processor Hardware Reference.
ADSP-BF518F EZ-Board Evaluation System Manual1-19
The EZ-Board is shipped with a protective Mylar sheet placed
between the coin battery and positive pin of the battery holder.
Remove the Mylar sheet before using the RTC in the processor.
LEDs and Push Buttons
LEDs and Push Buttons
The EZ-Board provides two push buttons and three LEDs for general-purpose I/O, as well as two additional push buttons intended for
power down and wake functionality, which also can be used as GPIO flag
pins.
The three LEDs, labeled LED1 through LED3, are accessed via the PH3, PH5,
and PH6 pins of the processor (respectively). For information on how to
program the flag pins, refer to the ADSP-BF51x Blackfin Processor Hard-ware Reference.
LED1 is shared with the ADC_A0, MMC_D7, and OTP_EN signals. LED2 is shared
with the CDG and ADC_A1 signals. LED3 is shared with the CZM and ADC_A2
signals.
The LED1—3 signals also connect to the expansion interface II connectors.
See “Expansion Interface II Connector (J1)” on page 2-21 and “Expansion
Interface II Connectors (P2 and P4)” on page 2-23 for more information.
The two general-purpose push buttons are labeled PB1 and PB2. The status
of each individual button can be read through programmable flag inputs
PH0 and PH1. The flag reads ‘1’ when a corresponding switch is being
pressed. When the switch is released, the flag reads ‘0’. A connection
between the push buttons and processor inputs is established through
positions 1&2 of the DIP switch,
SW2.
Push buttons 1 and 2 of SW2 are used as GPIO signals on the expansion
interface II connectors (J1, P2, P4). To use the PH0 and PH1 port pins as
GPIO signals on the expansion interface II, turn
PB1 is shared with the DR1PRI and MMC_D4 signals. PB2 is shared with the
RFS1 and MMC_D5signals.
SW2 to all OFF.
An example program is included in the ADSP-BF518F installation directory to demonstrate functionality of the LEDs and push buttons.
1-20ADSP-BF518F EZ-Board Evaluation System Manual
Using ADSP-BF518F EZ-Board
JTAG Interface
The JTAG connector (P1) allows the standalone debug agent to connect a
debug session to the ADSP-BF518F processor. The debug agent operates
only when the external 5V wall adaptor is used (J3). When operating the
EZ-Board from a battery or USB bus power, the debug agent is not
powered.
The standalone debug agent can be removed, and an external emulator
can be attached to the EZ-Board. Be careful not to damage the connectors
when removing the debug agent. The emulator connects to P1 on the back
side of the board. See “EZ-Board Installation” on page 1-4 for more
information.
For more information about emulators, contact Analog Devices or go to:
The ADSP-BF518F EZ-Board has provisions for probing every port pin
and the EBIU interface of the processor on connectors P5—7. The connector locations are intended for use with a Tektronix DMAX logic analyzer
connector, but can be probed with any oscilloscope or logic analyzer. For
pinout information, refer to“ADSP-BF518F EZ-Board Schematic” on
page B-1.
For more information on the Tektronix DMAX logic analyzer interface,
go to the Tektronix Web site.
ADSP-BF518F EZ-Board Evaluation System Manual1-21
Expansion Interface II
Expansion Interface II
The expansion interface II allows an Analog Devices EZ-Extender or a
custom-design daughter board to be tested across various hardware platforms that have the same expansion interface.
The expansion interface II implemented on the ADSP-BF518F EZ-Board
consists of four connectors, three of which are 0.1 in. shrouded headers
(P2—4), and the last of which is a Samtec QMS series header (J1). The connectors contain a majority of the ADSP-BF518F processor’s signals. For
pinout information, go to “ADSP-BF518F EZ-Board Schematic” on
page B-1. The mechanical dimensions of the expansion connectors can be
obtained by contacting Technical or Customer Support.
For more information about daughter boards, visit the Analog Devices
Web site at:
Limits to current and interface speed must be taken into consideration
when using the expansion interface II. Current for the expansion
interface II is sourced from the EZ-Board; therefore, the current should be
limited to 1A for 5V and 500 mA for the 3.3V planes. If more current is
required, then a separate power connector and a regulator must be
designed on a daughter card. Additional circuitry can add extra loading to
signals, decreasing their maximum effective speed.
L
1-22ADSP-BF518F EZ-Board Evaluation System Manual
Analog Devices does not support and is not responsible for the
effects of additional circuitry.
Using ADSP-BF518F EZ-Board
Power Measurements
Several locations are provided for measuring the current draw from various power planes. Precision 0.1 ohm shunt resistors are available on the
VDDINT, VDDEXT, VDDMEM, and VDDFLASH voltage domains.
For current draw measuments, the associated jumper (P8—11) must be
removed. Once the jumper is removed, voltage across the resistor can be
measured using an oscilloscope. Once voltage is measured, current can be
calculated by dividing the voltage by 0.1. For the highest accuracy, a differential probe should be used for measuring voltage across the resistor.
For more information, see “VDDINT Power Jumper (P8)” on page 2-16,
“VDDEXT Power Jumper (P9)” on page 2-17, “VDDMEM Power
Jumper (P10)” on page 2-17, and “VDDFLASH Power Jumper (P11)” on
page 2-17.
Power-On-Self Test
The power-on-self-test program (POST) tests all EZ-Board peripherals
and validates functionality as well as connectivity to the processor. Once
assembled, each EZ-Board is fully tested for an extended period of time
with a POST. All EZ-Boards are shipped with the POST preloaded into
one of their on-board flash memories. The POST is executed by resetting
the board and pressing the proper push button(s). The POST also can be
used for reference for a custom software design or hardware troubleshooting. Note that the source code for the POST program is included in the
VisualDSP++ installation directory along with the readme text file, which
describes how the board is configured to run a POST.
ADSP-BF518F EZ-Board Evaluation System Manual1-23
Example Programs
Example Programs
Example programs are provided with the ADSP-BF518F EZ-Board to
demonstrate various capabilities of the product. The programs are
installed with the VisualDSP++ software and can be found in the
Refer to the readme file provided with each example for more
information.
Background Telemetry Channel
The USB debug agent supports the background telemetry channel (BTC),
which facilitates data exchange between VisualDSP++ and the processor
without interrupting processor execution.
The BTC allows you to read and write data in real time while the processor continues to execute. For increased performance of the BTC,
including faster reading and writing, please check our latest line of processor emulators at:
A reference design info package is available for download on the Analog
Devices Web site. The package provides information on the design, layout, fabrication, and assembly of the EZ-KIT Lite and EZ-Board
products.
This chapter describes the hardware design of the ADSP-BF518F
EZ-Board board.
The following topics are covered.
•“System Architecture” on page 2-2
Describes the ADSP-BF518F EZ-Board configuration and explains
how the board components interface with the processor.
•“Programmable Flags” on page 2-3
Shows the locations and describes the programming flags (PFs).
•“Push Button and Switch Settings” on page 2-7
Shows the locations and describes the push buttons and switches.
•“Jumpers” on page 2-14
Shows the locations and describes the configuration jumpers.
•“LEDs” on page 2-18
Shows the locations and describes the LEDs.
•“Connectors” on page 2-20
Shows the locations and provides part numbers for the on-board
connectors. In addition, the manufacturer and part number information is provided for the mating parts.
ADSP-BF518F EZ-Board Evaluation System Manual2-1
System Architecture
ADSP-BF518F
Processor
400 MHz
176-lead LQFP
LEDs (3)
3.3 Volts
EBIU
JTAG
Port
32.768 KHz
Oscillator
3.3 volt
RTC
SPI
64 MB
SDRAM
(32M x 16)
3.3 Volts
High Speed I/O
4 MB
Flash
(2M x 16 )
3.3 Volts
25 MHz
Oscillator
3.3 Volts
UARTs
PBs (2)
3.3 Volts
RS-232
Female
RS-232
TX/RX
3.3 Volts
SPORT
MAC
National
Semiconductor
DP83848
3.3 Volts
TWI
Rotary
3.3 Volts
SD
Connector
RSI
CLKIN
UP/DN
CNTR
12 MHz
Oscillator
3.3 Volts
GPIO
SSM2603
Codec
3.3 Volts
MicInAudInHead
Out
Aud
Out
IDC Conn
14 Pin 0.1
Low Speed
Group 2A
Low Speed
Group 1A
Low Speed Group
1B
RJ45
Note: See the NGEI
Secification for a
complete understanding
of I/O provided with this
product
12 bit
3 Channel A/D
AD7266
Inputs
6 Diff
or
12 SE
SPORT
16 Mb
SPI Flash
3.3 Volts
eMMC
2GB
System Architecture
This section describes the processor’s configuration on the EZ-Board
(Figure 2-1).
Figure 2-1. System Architecture
2-2ADSP-BF518F EZ-Board Evaluation System Manual
This EZ-Board is designed to demonstrate the ADSP-BF518F Blackfin
processor capabilities. The processor has an I/O voltage of 3.3V. The core
voltage of the processor is controlled by an Analog Devices ADP1715 low
dropout regulator (LDO) and an Analog Devices AD5258 digipot, which
ADSP-BF518F EZ-Board Hardware Reference
is configurable over the 2-wire interface (TWI) signals. Refer to the
power-on-self test (POST) example in the ADSP-BF518F installation
directory of VisualDSP++ for information on how to set up the TWI
interface.
The core voltage and clock rate can be set on the fly by the processor. The
input clock is 25 MHz. A 32.768 kHz crystal supplies the real-time clock
(RTC) inputs of the processor. The default boot mode for the processor is
external parallel flash boot. See “Boot Mode Select Switch (SW1)” on
page 2-8 for information on how to change the default boot mode.
Programmable Flags
The processor has 40 general-purpose input/output (GPIO) signals spread
across three ports (PF, PG, and PH). The pins are multi-functional and
depend on the ADSP-BF518F processor setup. The following tables show
how the programmable flag pins are used on the EZ-Board.
•PF programmable flag pins – Table 2-1
•PG programmable flag pins – Table 2-2
•PH programmable flag pins – Table 2-3
Table 2-1. PF Port Programmable Flag Connections
Processor PinOther Processor FunctionEZ-Board Function
PF0ETxD2/PPID0/SPI1_SSEL2/TA
CLK6
PF1ERxD2/PPID1/PWM_AH/TACLK7Default: ERXD2
PF2ETxD3/PPID2/PWM_ALDefault: ETXD3
PF3ERxD3/PPID3/PWM_BH/TACLK0Default: ERXD3
Default: ETXD2
Land grid array, expansion interface II
Land grid array, expansion interface II
Land grid array, expansion interface II
Land grid array, expansion interface II
ADSP-BF518F EZ-Board Evaluation System Manual2-3
Programmable Flags
Table 2-1. PF Port Programmable Flag Connections (Cont’d)
Processor PinOther Processor FunctionEZ-Board Function
PF4ERx-
CLK/PPID4/PWM_BL/TACLK1
PF5ERxDV/PPID5/PWM_CH/TACI0Default: ERXDV
Default: ERXCLK
Land grid array, expansion interface II
Land grid array, expansion interface II
PF6COL/PPID6/PWM_CL/TACI1Default: COL
Land grid array, expansion interface II
PF7SPI0_SSEL1/PPID7/PWM_SYNCDefault: not used
Land grid array, expansion interface II
PF8MDC/PPID8/SPI1_SSEL4Default: MDC
Land grid array, expansion interface II
PF9RMIIMDIO/PPID9/TMR2Default: MDIO
Land grid array, expansion interface II
PF10ETxD0/PPID10/TMR3Default: ETXD0
Land grid array, expansion interface II
PF11ERxD0/PPID11/PWM_AH/TACI3Default: ERXD0
Land grid array, expansion interface II
PF12ETxD1/PPID12/PWM_ALDefault: ETXD1
Land grid array, expansion interface II
PF13ERxD1/PPID13/PWM_BHDefault: ERXD1
Land grid array, expansion interface II
PF14ETxEN/PPID14/PWM_BLDefault: ETXEN
Land grid array, expansion interface II
PF15RMII_PHYINT/PPID15/
PWM_SYNC
Default: RMII_PHYINT
Land grid array, expansion interface II
2-4ADSP-BF518F EZ-Board Evaluation System Manual
ADSP-BF518F EZ-Board Hardware Reference
Table 2-2. PG Port Programmable Flag Connections
Processor PinOther Processor FunctionEZ-Board Function
PG0MIICRS/RMII-
CRS/HWAIT/SPI1_SSEL3
PG1ERxER/DMAR1/PWM_CHDefault: ERXER
Default: MIICRS
HWAIT, land grid array, expansion interface II
Land grid array, expansion interface II
PG2MIITxCLK/RMIIREF_CLK/
DMAR0/PWM_CL
PG3DR0PRI/RSI_DATA0/
SPI0_SSEL5/TACLK3
PG4RSCLK0/RSI_DATA1/TMR5/
TACI5
PG5RFS0/RSI_DATA2/PPICLK_1/
TMRCLK
PG6TFS0/RSI_DATA3/TMR0/
PPIFS1_1
PG7DT0PRI/RSI_CMD/TMR1/
PPIFS2_1
PG8TSCLK0/RSI_CLK/TMR6/TACI6Default: TSCLK0
PG9DT0SEC/UART0_TX/TMR4Default: UART0_TX
Default: MIITXCLK
Land grid array, expansion interface II
Default: DR0PRI
SD_D0, land grid array, expansion interface II
Default: RSCLK0
SD_D1, land grid array, expansion interface II
Default: RFS0
SD_D2, land grid array, expansion interface II
Default: TFS0
SD_D3, land grid array, expansion interface II
Default: DT0PRI
SD_CMD, land grid array, expansion interface II
SD_CLK, land grid array, expansion interface II
Land grid array, expansion interface II
PG10DR0SEC/UART0_RX/TACI4Default: UART0_RX
Land grid array, expansion interface II
PG11SPI0_SS/AMS[2]/SPI1_SSEL5/
TACLK2
PG12SPI0_SCK/PPICLK_2/TMRCLKDefault: SPI0_SCK
Default: AMS2
Land grid array, expansion interface II
Land grid array, expansion interface II
PG13SPI0_MISO/TMR0/PPIFS1_2Default: SPI0_MISO
Land grid array, expansion interface II
ADSP-BF518F EZ-Board Evaluation System Manual2-5
Programmable Flags
Table 2-2. PG Port Programmable Flag Connections (Cont’d)
Processor PinOther Processor FunctionEZ-Board Function
PG14SPI0_MOSI/TMR1/PPIFS2_2/
PWM_TRIPB
PG15SPI0_SSEL2/PPIFS3/AMS[3]Default: AMS3
Default: SPI0_MOSI
Land grid array, expansion interface II
SPI0_SEL2, land grid array, expansion
interface II
Table 2-3. PH Port Programmable Flag Connections
Processor Pin Other Processor FunctionEZ-Board Function
PH0DR1PRI/SPI1_SS/RSI_DATA4Default: PB1
DR1PRI, MMC_D4, land grid array, expansion
interface II
PH1RFS1/SPI1_MISO/RSI_DATA5Default: PB2
RFS1, MMC_D5, land grid array, expansion
interface II
PH2RSCLK1/SPI1_SCK/RSI_DATA6Default: not used
RSCLK1, MMC_D6, land grid array, expansion
interface II
PH3DT1PRI/SPI1_MOSI/RSI_DATA7Default: LED1
ADC_A0, MMC_D7, OTP_EN, land grid array,
expansion interface II
PH4TFS1/AOE/SPI0_SSEL3/CUDDefault: CUD
SD card detect, land grid array, expansion
interface II
PH5TSCLK1/ARDY/ECLK/CDGDefault: LED2
CDG, ADC_A1, land grid array, expansion
interface II
PH6DT1SEC/UART1_TX/
SPI1_SSEL1/CZM
Default: LED3
, ADC_A2, land grid array, expansion
CZM
interface II
PH7DR1SEC/UART1_RX/TMR7/TACI2Default: not used
DR1SEC, land grid array, expansion interface II
2-6ADSP-BF518F EZ-Board Evaluation System Manual
ADSP-BF518F EZ-Board Hardware Reference
Push Button and Switch Settings
This section describes operation of the push buttons and switches. The
push button and switch locations are shown in Figure 2-2.
Figure 2-2. Push Button and Switch Locations
ADSP-BF518F EZ-Board Evaluation System Manual2-7
Push Button and Switch Settings
Boot Mode Select Switch (SW1)
The boot mode select switch (SW1) determines the boot mode of the processor. Table 2-4 shows the available boot mode settings. By default, the
ADSP-BF518F processor boots from the on-board parallel flash memory.
L
entire rotating portion of the switch, not the small arrow.
Table 2-4. Boot Mode Select Switch (SW1)
The selected position of SW1 is marked by the notch down the
SW1 Position Processor Boot Mode
0Reserved
1Boot from 8- or 16-bit external flash memory (default)
2Boot from 16-bit asynchronous FIFO
3Boot from serial SPI memory
4Boot from SPI host device
5Boot from serial TWI memory
6Boot from TWI host
7Boot from UART0 host
PB Enable Switch (SW2)
The PB enable switch (SW2) disconnects the associated push buttons from
the GPIO pins of the processor and allows the signals to be used for other
purposes (see Table 2-5).
2-8ADSP-BF518F EZ-Board Evaluation System Manual
ADSP-BF518F EZ-Board Hardware Reference
Table 2-5. Push Button Enable Switch (SW2)
SW2 Position (Default)FromToFunction
1 (ON)Push button 1 (SW12)Processor
(U12, PH0)
2 (ON)Push button 2 (SW13)Processor
U12, PH1)
(
ON (PB1)
OFF (ADC DR1PRI, eMMC,
expansion interface II)
ON (PB2)
OFF (ADC RFS1, eMMC,
expansion interface II)
Flash Enable Switch (SW3)
The flash enable switch (SW3) disconnects the ~AMSx signals from parallel
flash memory (U5) and allows other devices to utilize the signals via the
expansion interface II. For each switch listed in Table 2-6 that is turned
OFF, the size of available flash memory is reduced by 1 MB. ~AMS3 is shared
with ~SPI0_SEL2 of the external SPI flash. When using the external SPI
flash, the available size for parallel flash is 3 MB.
Table 2-6. Flash Enable Switch (SW3)
SW3 Switch Position (Default)Processor Signal
1 (ON)~AMS0
2 (ON)~AMS1
3 (ON)~AMS2
4 (ON)~AMS3
SPORT1 Enable Switch (SW4)
The SPORT1 enable switch (SW4) connects the SPORT1 interface of the processor to the ADC7266 (
range of the ADCto either 2.5V (ON) or 5V (OFF). SW4 position 6 is used
ADSP-BF518F EZ-Board Evaluation System Manual2-9
U2) device. SW4 position 5 is used to set the input
Push Button and Switch Settings
to configure the inputs forsingle-ended mode (
OFF) or differential mode
(ON). When the SPORT1 interface is used on the expansion interface II, set
SW4 to all OFF. SW4 is set to all OFF by default.
The SPORT1 interface is shared with other on-board components, such as
the eMMC device and push buttons.
MIC Gain/Loopback Switch (SW5)
The microphone gain switch (SW5) sets the gain of the MIC signal, which is
connected to the top 3.5 mm jack (J5). The gain can be set to 14 dB,
0 dB, or –6 dB by turning position 1, 2, or 3 of SW5ON (see Table 2-7).
When the corresponding position for the desired gain is ON, the remaining
positions must be OFF. SW5 position 4 is used to connect the MICIN signal
to the right headphone output for loopback testing during a POST.
SW5 positions 5 and 6 are used to connect line-out to line-in for loopback
testing in a POST, when no cables are connected to J4 and J5. Refer to
“Audio Interface” on page 1-16 for more information about the audio
codec.
Table 2-7. MIC Gain Switch (SW5)
GainSW5 Switch Settings
5 (14 dB)ON, OFF, OFF, OFF
1 (0 dB)OFF, ON, OFF, OFF
0.5 (–6 dB)OFF, OFF, ON, OFF (default)
Unused
OFF, OFF, OFF, OFF
UART Setup Switch (SW10)
The UART setup switch (SW10) configures the UART0 signals from the
GPIO pins of the processor. Position 4 is used to place the UART0 port of
the processor in a loopback condition. The jumper connects the
2-10ADSP-BF518F EZ-Board Evaluation System Manual
UART0_TX
ADSP-BF518F EZ-Board Hardware Reference
line of the processor to the
UART0_RX signal of the processor. This is
required when a POST program is run to test the serial port interface. By
default, SW10 is ON, OFF, ON, OFF.
Reset Push Button (SW11)
The reset push button (SW11) resets the following ICs.
•Processor (
The reset push button does not reset the following ICs.
The reset push button does not reset the standalone debug agent once the
debug agent is connected to a personal computer (PC). After communication between the debug agent and PC is initialized, pushing a reset button
does not reset the USB chip on the debug agent. The only way to reset the
USB chip on the debug agent is to power down the EZ-Board.
U12), parallel flash (U5), and Ethernet IC (U4)
U14), eMMC (U16)
Programmable Flag Push Buttons (SW12–13)
Two momentary push buttons (SW12 and SW13) are provided for general-purpose user input. The buttons connect to the
pins of the processor. The push buttons are active high and, when pressed,
send a high (
1) to the processor. The GPIO enable switch (SW2) discon-
nects the push buttons from the corresponding push button signals. Refer
to “PB Enable Switch (SW2)” on page 2-8 for more information.
ADSP-BF518F EZ-Board Evaluation System Manual2-11
PH0 and PH1 GPIO
Push Button and Switch Settings
Rotary Encoder with Momentary Switch (SW14)
The rotary encoder (SW14) can be turned clockwise for an up count or
counter-clockwise for a down count. The encoder also features a momentary switch, activated by pushing the switch towards the processor, which
resets the counter to zero. The rotary encoder is a two-bit quadrature (gray
code) encoder. Refer to the Rotary Counter section of the ADSP-BF51x Blackfin Processor Hardware Reference for more information.
The rotary encoder is disconnected from the processor by setting SW19
positions 1, 2, and 3 to OFF. See “Encoder Enable Switch (SW19)” on
page 2-12 for more information.
SPORT0 ENBL Switch (SW15)
The SPORT0 enable switch (SW15) connects the SPORT0 interface of the processor to the audio codec, SSM2603 (U1). SW15 positions 7 and 8 are used
to disconnect the TWI bus from the codec. When the SPORT0 interface is
used on the expansion interface II, set SW15 all OFF. By default, SW15 is set
to all ON.
Encoder Enable Switch (SW19)
The encoder enable switch (SW19) disconnects the rotary encoder signals
from the GPIO pins of the processor.
disable the SD card detect signals: pin
inserted into the SD connector. When
signals can be used on the expansion interface II (see Table 2-8).
Table 2-8. Encoder Enable Switch (SW19)
SW19 Position (Default)FromTo
1 (OFF)Encoder (SW14)Processor (U1, PH4)
2 (OFF)Encoder (SW14)Processor (U1, PH5)
2-12ADSP-BF518F EZ-Board Evaluation System Manual
SW19 position 4 is used to enable or
PF14 determines whether a card is
SW19 is OFF, its associated GPIO
ADSP-BF518F EZ-Board Hardware Reference
Table 2-8. Encoder Enable Switch (SW19) (Cont’d)
SW19 Position (Default)FromTo
3 (OFF)Encoder (SW14)Processor (U1, PH6)
4 (OFF)SD connector (J13)Processor (U1, PF13)
eMMC Enable Switch (SW20–21)
The eMMC enable switches (SW20 and SW21) connect the RSI signals to
the on-board eMMC memory device. The eMMC and SD interfaces share
the same signals; therefore, no card should be inserted into the SD connector when the eMMC device is used. The default for the switches is all
OFF so that the SD connector can be used.
ADC Loopback Switches (SW22–23)
The ADC loopback switches (SW22 and SW23) are used for testing only.
The switches are used to send an analog signal generated from the codec to
the ADC circuit for evaluation.
ADSP-BF518F EZ-Board Evaluation System Manual2-13
Jumpers
Jumpers
This section describes functionality of the configuration jumpers.
Figure 2-2 shows the jumper locations.
Figure 2-3. Configuration Jumper Locations
2-14ADSP-BF518F EZ-Board Evaluation System Manual
ADSP-BF518F EZ-Board Hardware Reference
Flash WP Jumper (JP3)
The flash WP jumper (JP3) is used to write-protect block 70 of the parallel flash chip. Block 70 contains 64 KB of configuration data at address
range 0x203 F0000—0x203 FFFFF. When the jumper is installed on JP3,
and the parallel flash driver from Analog Devices is used, block 70 is
read-only. By default, JP3 is installed.
OTP Flag Enable Jumper (JP14)
The OTP flag enable jumper (JP14) controls the precise 7V OTP voltage
regulator. By default, JP14 is not installed; when installed, the jumper
allows OTP writes.
JP14 must be installed for OTP writes to be successful. The nominal 2.5V
for OTP is temporarily raised to 7V when PH3 is set high. Care must be
taken when using the OTP_FLAG signal in order to avoid driving 7V for an
extended amount of time.
a
Configured properly, JP14 connects the processor’s PH3 flag pin to the
shut-down pin of the ADP1611 switching converter. Refer to the
ADSP-BF51x Blackfin Processor Hardware Reference Manual and the
ADSP-BF512/ADSP-BF514/ADSP-BF516/ADSP-BF518 Blackfin Embedded Processor data sheet for more information about OTP writes.
ADSP-BF518F EZ-Board Evaluation System Manual2-15
There is a limited amount of time 7V can be applied to the processor’s OTP interface. Violating the specifications listed in the
ADSP-BF512/ADSP-BF514/ADSP-BF516/ADSP-BF518 Blackfin
Embedded Processor data sheet can damage the processor.
Jumpers
MIC Select Jumper (JP15)
The microphone select jumper (JP15) connects the MICBIAS signal to the
MICIN signal (JP15 on positions 1&2) or connects the MICBIAS signal to
the 3.5 mm connector J5 (JP15 on positions 2&3). By default, JP15 is
installed on positions 2&3.
SPI FLASH CS Enable Jumper (JP16)
The SPI flash CS enable jumper (JP16) connects the SPI0_SSEL2 signal to
the SPI flash memory. When installing JP16, position 3 of SW3 needs to be
turned OFF since the SPI0_SSEL2 signal is shared with the ~AMS3 signal
connected to parallel flash. When using SPI flash, the available memory
that is accessible on parallel flash is reduced from 4 MB to 3 MB. By
default, JP16 is not installed, and SPI flash is not connected.
Ethernet Power Down Jumper (JP17)
The Ethernet power down jumper (JP17) is used to put the PHY device in
power-down mode, where the entire chip is powered down.
Ethernet Isolate Jumper (JP18)
The Ethernet isolate jumper (JP18) is used to put the the PHY device in
isolate mode. When in isolate mode, the PHY port is isolated from the
media independent interface (MII) of the ADSP-BF518F processor.
VDDINT Power Jumper (P8)
The VDDINT power jumper (P8) is used to measure voltage and current
supplied to the processor core. By default,
through the two-pin IDC header. To measure power, remove the jumper
2-16ADSP-BF518F EZ-Board Evaluation System Manual
P8 is ON, and the power flows
ADSP-BF518F EZ-Board Hardware Reference
on
P8 and measure voltage across the 0.1 ohm resistor. Once voltage is
measured, power can be calculated. For more information, refer to “Power
Measurements” on page 1-23.
VDDEXT Power Jumper (P9)
The VDDEXT power jumper (P9) is used to measure the processor’s I/O
voltage and current. By default,
two-pin IDC header. To measure power, remove the jumper on
P9 is ON, and the power flows through the
P9 and
measure voltage across the 0.1 ohm resistor. Once voltage is measured,
power can be calculated. For more information, refer to “Power Measure-
ments” on page 1-23.
VDDMEM Power Jumper (P10)
The VDDMEM power jumper (P10) is used to measure voltage and current supplied to the memory interface of the processor. By default, P10 is
ON, and the power flows through the two-pin IDC header. To measure
power, remove the jumper on P10 and measure voltage across the 0.1 ohm
resistor. Once voltage is measured, power can be calculated. For more
information, refer to “Power Measurements” on page 1-23.
VDDFLASH Power Jumper (P11)
The VDDFLASH power jumper (P11) is used to measure flash voltage and
current supplied to the processor core. By default,
flows through the two-pin IDC header. To measure power, remove the
jumper on
P11 and measure voltage across the 0.1 ohm resistor. Once
voltage is measured, power can be calculated. For more information, refer
to “Power Measurements” on page 1-23.
ADSP-BF518F EZ-Board Evaluation System Manual2-17
P11 is ON, and the power
LEDs
LEDs
This section describes the on-board LEDs. Figure 2-4 shows the LED
locations.
Figure 2-4. LED Locations
2-18ADSP-BF518F EZ-Board Evaluation System Manual
ADSP-BF518F EZ-Board Hardware Reference
GPIO LEDs (LED1–3)
Three LEDs connect to three general-purpose I/O pins of the processor
(see Table 2-9). The LEDs are active high and lit by writing a ‘1’ to the
correct programmable flag signal.
Table 2-9. GPIO LEDs
LED Reference DesignatorProcessor Programmable Flag Pin
LED1PH3
LED2PH5
LED3PH6
Reset LED (LED9)
When LED9 is lit, it indicates that the master reset of all major ICs is
active. The reset LED is controlled by the Analog Devices ADM708
supervisory reset circuit. You can assert the reset push button (SW11) to
assert a master reset and activate LED9. For more information, see “Reset
Push Button (SW11)” on page 2-11.
Power LED (LED13)
When LED13 is lit solid, it indicates that the board is powered.
Speed LED (LED14)
When LED14 is lit, the Ethernet PHY device operates at 100 Mbs. When
the LED is OFF, the PHY device operates at 10 Mbs.
ADSP-BF518F EZ-Board Evaluation System Manual2-19
Connectors
Connectors shown with a dotted line are on the backside of the PCB
Connectors
This section describes connector functionality and provides information
about mating connectors. The connector locations are shown in Figure 2-5.
Figure 2-5. Connector Locations
2-20ADSP-BF518F EZ-Board Evaluation System Manual
ADSP-BF518F EZ-Board Hardware Reference
Expansion Interface II Connector (J1)
J1 is a board-to-board connector providing signals from the external bus
interface unit (EBIU) of the processor. The connector is located on the
left edge of the board. For more information, see “Expansion Interface II”
on page 1-22. For availability and pricing of the connector, contact
The power connector (J3) provides all of the power necessary to operate
the EZ-Board.
Part DescriptionManufacturerPart Number
0.65 mm power jack CUI045-0883R
Mating Power Supply (shipped with the EZ-Board)
5.0VDC@2.5A power supplyCUI STACKDMS050260-P12P-SZ
ADSP-BF518F EZ-Board Evaluation System Manual2-21
Connectors
Dual Audio Connectors (J4–5)
Part DescriptionManufacturerPart Number
3.5 mm dual stereo jack SWITCHCRAFT35RAPC7JS
Mating Cable (shipped with the EZ-Board)
3.5 mm male/male 6’ cableRANDOM10A3-01106
Battery Holder (J12)
Part DescriptionManufacturerPart Number
16 mm battery holder MEMORY PROTECTIONBH600
Mating Battery (shipped with the EZ-Board)
3V 125MAH 16 mm LI-COINPANASONICCR1632
SD Connector (J13)
Part DescriptionManufacturerPart Number
SD 9-pin connectorITT CANONCCM05-5777LFT T50
Mating Memory Card (shipped with the EZ-Board)
256 MBSANDISK STACKSDSDB-256-A10
Ethernet Connectors (J14–15)
Part DescriptionManufacturerPart Number
RJ-45 Ethernet jackSTEWART SS-6488-NF
Mating Cable (shipped with the EZ-Board)
Cat 5E patch cableRANDOMPC10/100T-007
2-22ADSP-BF518F EZ-Board Evaluation System Manual
ADSP-BF518F EZ-Board Hardware Reference
JTAG Connector (P1)
The JTAG header is the connecting point for the JTAG interface to the
ADSP-BF518F processor. The standalone debug agent requires both connectors P1 and ZP1.
Pin 3 is missing to provide keying. Pin 3 in the mating connector should
have a plug.
When using an emulator with the EZ-Board, the standalone debug agent
must be removed. Follow the installation instructions provided in
“EZ-Board Installation” on page 1-4, using P1 as the JTAG connection
point.
Expansion Interface II Connectors (P2 and P4)
P2 and P4 are board-to-board connectors providing signals for the SPI,
TWI, UART, SPORT interfaces and GPIO signals of the processor. The
connectors are located on the upper and lower edges of the board. For
more information, see “Expansion Interface II” on page 1-22. For availability and pricing of the connectors, contact Samtec.
The land grid array areas (P5—7) are intended for the probing of the processor signals. The pads are exposed and designed to attach a Tektronix
logic analyzer to the connectors listed in the following table. For more
information about the land grid array, consult the Tektronix Web site.
Part DescriptionManufacturerPart Number
Primary retentionTEKTRONIX020290800
Alternate retention TEKTRONIX020291000
Standalone Debug Agent Connector (ZP1)
ZP1 connects the standalone debug agent to the EZ-Board. The standalone
debug agent requires both the ZP1 and P1 connectors. For more informa-
tion, see “EZ-Board Installation” on page 1-4.
2-24ADSP-BF518F EZ-Board Evaluation System Manual
AADSP-BF518F EZ-BOARD
BILL OF MATERIALS
The bill of materials corresponds to “ADSP-BF518F EZ-Board Schematic” on
Das U-Boot, universal boot loader, 1-13
debug agent connector (ZP1), 2-24
default configuration, of this EZ-Board, 1-4
down signal (CDG), 1-15
DR1PRI signal, 1-20
general-purpose push buttons (PB1-2), 1-20
GPIO enable switch, See SW2
MAC address, 1-16
media independent interface (MII), 1-15
Media Instruction Set Computing (MISC), xi
memory map, of this EZ-Board, 1-9
MICBIAS signal, 2-16
I-2ADSP-BF518F EZ-Board Evaluation System Manual
INDEX
MICIN signal, 2-16
microphone
gain switch (SW5), 2-10
headphone select (SW6), 1-17
select jumper (JP15), 1-17, 2-16
Micro Signal Architecture (MSA), xi
MMC_Dx signals, 1-20