300 ps propagation delay input to output
50 ps propagation delay dispersion
Differential ECL compatible outputs
Differential latch control
Robust input protection
Input common-mode range −2.0 V to +3.0 V
Input differential range ±5 V
Power supply sensitivity greater than 65 dB
200 ps minimum pulsewidth
5 GHz equivalent input rise time bandwidth
Typical output rise/fall of 160 ps
SPT 9689 replacement
APPLICATIONS
High speed instrumentation
Scope and logic analyzer front ends
Window comparators
High speed line receivers and signal restoration
Threshold detection
Peak detection
High speed triggers
Patient diagnostics
Disk drive read channel detection
Hand-held test instruments
Zero-crossing detectors
Clock drivers
Automatic test equipment
Voltage Comparator
ADCMP565
FUNCTIONAL BLOCK DIAGRAM
NONINVERTING
INPUT
INVERTING
INPUT
LATCH ENABLE
INPUT
ADCMP565
LATCH ENABLE
INPUT
Figure 1.
GENERAL DESCRIPTION
The ADCMP565 is an ultrafast voltage comparator fabricated
on Analog Devices’ proprietary XFCB process. The device
features 300 ps propagation delay with less than 50 ps overdrive
dispersion. Overdrive dispersion, a particularly important
characteristic of high speed comparators, is a measure of the
difference in propagation delay under differing overdrive
conditions.
A fast, high precision differential input stage permits consistent propagation delay with a wide variety of signals in the
common-mode range from −2.0 V to +3.0 V. Outputs are
complementary digital signals fully compatible with ECL 10 K
and 10 KH logic families. The outputs provide sufficient drive
current to directly drive transmission lines terminated in 50 Ω
to −2 V. A latch input is included, which permits tracking,
track-and-hold, or sample-and-hold modes of operation.
The ADCMP565 is available in a 20-lead PLCC package.
Q OUTPUT
Q OUTPUT
02820-0-001
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
Input Common-Mode Range VCM −2.0 +3.0 V
Input Differential Voltage −5 +5 V
Input Offset Voltage VOS −6.0 ±1.5 +6.0 mV
Input Offset Voltage Channel Matching −8 +1 +8 mV
Offset Voltage Tempco DVOS/dT 5.0 µV/°C
Input Bias Current IBC −10.0 +24 +40.0 µA
Input Bias Current Tempco 17 nA/°C
Input Offset Current −5.0 ±0.5 +5.0 µA
Input Capacitance CIN 1.75 pF
Input Resistance, Differential Mode 100 kΩ
Input Resistance, Common Mode 600 kΩ
Open Loop Gain 60 dB
Common-Mode Rejection Ratio CMRR VCM = −2.0 V to +3.0 V 69 dB
Hysteresis ±1.0 mV
LATCH ENABLE CHARACTERISTICS
Latch Enable Common-Mode Range V
−2.0 0 V
LCM
Latch Enable Differential Input Voltage VLD 0.4 2.0 V
Input High Current @ 0.0 V −10 +6 +10 µA
Input Low Current @ −2.0 V −10 +6 +10 µA
Latch Setup Time tS 250 mV overdrive 50 ps
Latch to Output Delay t
PLOH, tPLOL
Latch Pulse Width tPL 250 mV overdrive 150 ps
Latch Hold Time tH 250 mV overdrive 10 ps
OUTPUT CHARACTERISTICS
Output Voltage—High Level VOH ECL 50 Ω to −2.0 V −1.08 −0.81 V
Output Voltage—Low Level VOL ECL 50 Ω to −2.0 V −1.95 −1.61 V
Rise Time tR 20% to 80% 160 ps
Fall Time tF 20% to 80% 145 ps
Falling Transition
Within Device Propagation Delay Skew—
±10 ps
Channel to Channel
Propagation Delay Dispersion vs.
1 MHz, 1 ns t
Duty Cycle
Propagation Delay Dispersion vs. Overdrive 50 mV to 1.5 V 50 ps
Propagation Delay Dispersion vs. Overdrive 20 mV to 1.5 V 50 ps
Propagation Delay Dispersion vs.
Slew Rate
Propagation Delay Dispersion vs.
1 V swing,
Common-Mode Voltage
Equivalent Input Rise Time Bandwidth BW
= +5.0 V, VEE = −5.2 V, TA = 25°C, unless otherwise noted.)
Positive Supply Voltage VCC Dual 4.75 5.0 5.25 V
Negative Supply Voltage VEE Dual −4.96 −5.2 −5.45 V
Power Dissipation Dual, without load 370 435 490 mW
Power Dissipation Dual, with load 550 mW
Power Supply Sensitivity—VCC PSS
Power Supply Sensitivity—VEE PSS
67 dB
V
CC
83 dB
V
EE
NOTE: Under no circumstances should the input voltages exceed the supply voltages.
Rev. 0 | Page 4 of 16
ADCMP565
ABSOLUTE MAXIMUM RATINGS
Table 2. ADCMP565 Absolute Maximum Ratings
Parameter Rating
Supply
Voltages
Input
Voltages
Output
Temperature
Positive Supply Voltage
to GND)
(V
CC
Negative Supply Voltage
to GND)
(V
EE
Ground Voltage Differential −0.5 V to +0.5 V
Input Common-Mode
Voltage
Differential Input Voltage −7.0 V to +7.0 V
Input Voltage,
Latch Controls
Output Current 30 mA
Operating Temperature,
Ambient
Operating Temperature,
Junction
Storage Temperature Range −55°C to +125°C
−0.5 V to +6.0 V
−6.0 V to +0.5 V
−3.0 V to +4.0 V
to 0.5 V
V
EE
−40°C to +85°C
125°C
Stress above those listed under Absolute Maximum Ratings may
cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other
conditions above those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
THERMAL CONSIDERATIONS
The ADCMP565 20-lead PLCC package option has a θJA
(junction-to-ambient thermal resistance) of 89.4°C/W in
still air.
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on
the human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.
Rev. 0 | Page 5 of 16
Loading...
+ 11 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.