How it Works
ANALOG DEVICES
Loading...
ADA4830-1
Service Manual
22 pgs461.98 Kb0
Service Manual
1 pgs336.25 Kb0
Table of contents
Loading...

ANALOG DEVICES ADA4830-1, ADA4830-2 Service Manual

High Speed Difference Amplifier with Input
Short-to-Battery Protection
ADA4830-1/ADA4830-2
STBENA +VS
GND
+VS
R/2
R
R/2
R
INN
INP
VREF
×1
VOUT
ADA4830-1
10020-001
STB1ENA1 +VS1
STB2ENA2 +VS2
GND2
GND1
+VS
R/2
R
R/2
R
INN1
INP1
VREF1
×1
VOUT1
VOUT2
ADA4830-2
+VS
10020-102
R
R/2
R
INN2
INP2
VREF2
×1
R/2
Data Sheet

FEATURES

Input overvoltage (short-to-battery) protection of up to 18 V Short-to-battery output flag for wire diagnostics Wide input common-mode range with single 5 V supply High performance video amplifier with 0.50 V/V gain
−3 dB bandwidth of 84 MHz 250 V/µs slew rate (2 V step)
Excellent video specifications
0.1 dB flatness to 28 MHz SNR of 73 dB to 15 MHz
Differential gain/phase of 0.1%/0.1° Wide supply range: 2.9 V to 5.5 V Enable/output disable mode Space saving 3 mm × 3 mm LFCSP package Wide operating temperature range: −40°C to +125°C Qualified for automotive applications

APPLICATIONS

Automotive vision systems Automotive infotainment Surveillance systems

FUNCTIONAL BLOCK DIAGRAM

Figure 1.

GENERAL DESCRIPTION

The ADA4830-1 (single) and ADA4830-2 (dual) are monolithic, high speed difference amplifiers that integrate input overvoltage (short-to-battery) protection of up to 18 V with a wide input common-mode voltage range and excellent ESD robustness. They are intended for use as receivers for differential or pseudo differential CVBS and other high speed video signals in harsh, noisy environments such as automotive infotainment and vision systems. The ADA4830-1 and ADA4830-2 combine high speed and precision, which allows for accurate reproduction of CVBS video signals, yet rejects unwanted common-mode error voltages.
The short-to-battery protection that is integrated into the
ADA4830-1 and ADA4830-2 employs fast switching circuitry to
clamp and hold internal voltage nodes at a safe level when an input overvoltage condition is detected. This protection allows the inputs of the ADA4830-1 and ADA4830-2 to be directly connected to a remote video source, such as a rearview camera, without the need for large expensive series capacitors. The ADA4830-1 and
ADA4830-2 can withstand direct short-to-battery voltages as
high as 18 V on their input pins.
The ADA4830-1 and ADA4830-2 are designed to operate at supply voltages as low as 2.9 V and as high as 5.5 V, using only 6.8 mA of supply current per channel. These devices provide true single­supply capability, allowing the input signal to extend 8.5 V
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Figure 2.
below ground rail and to 8.5 V above ground on a single 5 V supply. At the output, the amplifier can swing to within 250 mV of either supply rail into a 150 Ω load.
The ADA4830-1 and ADA4830-2 present a gain of 0.50 V/V at their output. This is designed to keep the video signal within the allowed range of the video decoder, which is typically 1 V p-p or less.
The ADA4830-1W and ADA4830-2W are automotive grade version, qualified for automotive applications. See the Automotive Products section for more details.
The ADA4830-1 and ADA4830-2 are available in 3 mm × 3 mm LFCSP packages, 8-lead and 16-lead, respectively, and are specified for operation over the automotive temperature range of −40°C to +125°C.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700
www.analog.com
ADA4830-1/ADA4830-2 Data Sheet

TABLE OF CONTENTS

Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
5 V Operation ............................................................................... 3
3.3 V Operation ............................................................................ 4
Absolute Maximum Ratings ....................................................... 6
Thermal Resistance ...................................................................... 6
Maximum Power Dissipation ..................................................... 6
ESD Caution .................................................................................. 6
Pin Configurations and Function Descriptions ........................... 7
Typical Performance Characteristics ............................................. 9
Theory of Operation ...................................................................... 13
Core Amplifier ............................................................................ 13
Overvoltage (Short-to-Battery) Protection ............................. 13
Short-to-Battery Output Flag ................................................... 13
ESD Protection ........................................................................... 13
Power Supply Pins (ADA4830-2).............................................. 13
Applications Information .............................................................. 14
Methods of Transmission .......................................................... 14
Voltage Reference (VREF Pin) ................................................. 14
Input Common-Mode Range ................................................... 15
Short-to-Battery Output Flag Pin ............................................ 15
Enable/Disable Modes (ENA Pin) ........................................... 15
PCB Layout ................................................................................. 15
Exposed Paddle (EPAD) Connection ...................................... 15
Using the ADA4830-2 as a Low Cost Video Switch ............... 16
Driving Capacitive Loads .......................................................... 17
Typical Applications Circuits ........................................................ 18
Fully DC-Coupled Transmission Line .................................... 20
Packaging and Ordering Information ......................................... 21
Outline Dimensions ................................................................... 21
Ordering Guide .......................................................................... 21
Automotive Products ................................................................. 22

REVISION HISTORY

6/12—Rev. B to Rev. C
Added ADA4830-2W......................................................... Universal
Changes to Features ..................................................................................... 1
Changes to Ordering Guide ..................................................................... 21
4/12—Rev. A to Rev. B
Changes to Features Section and Generation Description Section . 1
Changes to Table 1 ....................................................................................... 3
Changes to Table 2 ....................................................................................... 4
Changes to Table 4 ....................................................................................... 6
Changes to Figure 28 ................................................................................. 12
Changes to ESD Protection Section ....................................................... 13
Changes to Ordering Guide ..................................................................... 21
Added Automotive Products Section .................................................... 22
1/12—Rev. 0 to Rev. A
Added ADA4830-2 ............................................................. Universal
Changes to Features Section and Figure 1..................................... 1
Added Figure 2; Renumbered Sequentially .................................. 1
Changes to Table 1 ............................................................................ 3
Changes to Table 2 ............................................................................ 4
Added Supply Voltage Delta Parameter, Table 3; Renumbered
Sequentially ....................................................................................... 5
Added Figure 5 and Table 6 ............................................................. 7
Changes to Typical Performance Characteristics Section ........... 8
Added Figure 23 ............................................................................. 10
Added Figure 24 to Figure 29 ....................................................... 11
Changes to Pseudo Differential Mode (Unbalanced Source Termination) Section, Fully Differential Mode Section, and
Voltage Reference (VREF Pin) Section ....................................... 13
Changes to Input Common-Mode Range Section, Table 7,
Short-to-Battery Output Flag Pin Section, and Table 9 ............ 14
Added Figure 34 ............................................................................. 15
Added Driving Capacitive Loads Section and Figure 35 to
Figure 38 .......................................................................................... 16
Changes to Figure 39 and Figure 40 ............................................. 17
Changes Typical Application Circuits Section and Figure 41 ......... 18
Added Fully DC-Coupled Transmission Line Section ..................... 19
Changes to Figure 42 ................................................................................. 19
Updated Outline Dimensions ....................................................... 20
Changes to Ordering Guide .......................................................... 20
10/11—Revision 0: Initial Version
Rev. C | Page 2 of 22
Data Sheet ADA4830-1/ADA4830-2
Common-Mode Rejection (CMR)
VIN = ±5 V
42
65 dB
ADA4830-1W/ADA4830-2W only T
to T
−9 +20
V

SPECIFICATIONS

5 V OPERATION

TA = 25°C, +VS = 5 V, RL = 1 kΩ, V
Table 1.
Parameter Test Conditions/Comments Min Typ Max Unit
DYNAMIC PERFORMANCE
−3 dB Large Signal Bandwidth V
ADA4830-1W/ADA4830-2W only T
V
V
ADA4830-1W/ADA4830-2W only T
Bandwidth for 0.1 dB Flatness V
Slew Rate (tR/tF) V
ADA4830-1W/ADA4830-2W only T
Settling Time to 0.1% V NOISE/DISTORTION PERFORMANCE
Output Voltage Noise f = 1 MHz 28 nV/√Hz
Differential Gain Error (NTSC) RL = 150 Ω, VIN = 1 V p-p 0.1 %
Differential Phase Error (NTSC) RL = 150 Ω, VIN = 1 V p-p 0.1
Signal-to-Noise Ratio f = 100 kHz to 15 MHz, V DC PERFORMANCE
Nominal Gain VIN to V
ADA4830-1W/ADA4830-2W only T
Output Bias Voltage 2.45 2.50 2.55 V
ADA4830-1W/ADA4830-2W only T INPUT CHARACTERISTICS
Input Resistance (Differential Mode) 6.7 kΩ
Input Resistance (Common Mode) 2 kΩ
Input Common-Mode Voltage Range V
ADA4830-1W/ADA4830-2W only T
= 2.5 V (floating), V
REF
= 0.5 V p-p, RL = 150 Ω 64 71 MHz
OUT
= 0.1 V p-p, RL = 1 kΩ 84 MHz
OUT
= 0.1 V p-p, RL = 150 Ω 65 74 MHz
OUT
= 0.5 V p-p, RL = 150 Ω 28 MHz
OUT
= 2 V step 196/200 250/300 V/µs
OUT
= 2 V step 25 ns
OUT
OUT
voltage adjusted to optimized range −10 +9.5 V
REF
= +VS/2, R
INCM
OUT
= 5 kΩ to +VS, unless otherwise specified.
STB
MIN
MIN
MIN
to T
MAX
to T
60 MHz
MAX
to T
164/220 V/µs
MAX
56 MHz
Degrees
= 0.5 V p-p 73 dB
0.49 0.50 0.51 V/V to T
MIN
MIN
MIN
0.49 0.51 V/V
MAX
to T
2.44 2.56 V
MAX
to T
−10 +9.5 V
MAX
ADA4830-1W/ADA4830-2W only T
MIN
to T
42 dB
MAX
SHORT-TO-BATTERY CHARACTERISTICS
Input Current VIN = 18 V (short-to-battery) 4.1 mA Protected Input Voltage Range −9 +20 V
MIN
MAX
Short-to-Battery Output Flag Trigger
Level
ADA4830-1W/ADA4830-2W only T
Minimum VIN needed to signal an input fault condition
to T
MIN
MAX
9.8 10.3 10.8 V
9.8 10.8 V
VOLTAGE REFERENCE INPUT
Input Voltage Range 0.2 to 3.9 V Input Resistance 20 kΩ Gain V
REF
to V
1 V/V
OUT
LOGIC OUTPUT/INPUT CHARACTERISTICS
STB V
OH
VIN ≤ 9.8 V (normal operation) 5.0 V STB VOL VIN ≥ 10.8 V (fault condition), ADA4830-1/ADA4830-2 110/253 mV ENA VIH Voltage to enable device ≥3.0 V ENA VIL Voltage to disable device ≤1.0 V
Rev. C | Page 3 of 22
ADA4830-1/ADA4830-2 Data Sheet
DYNAMIC PERFORMANCE
ADA4830-1W/ADA4830-2W only T
to T
59
MHz
Bandwidth for 0.1 dB Flatness
V
= 0.5 V p-p, RL = 150 Ω
20 MHz
Signal-to-Noise Ratio
f = 100 kHz to 15 MHz, V
= 0.5 V p-p
73 dB
Nominal Gain
VIN to V
0.49
0.50
0.51
V/V
ADA4830-1W/ADA4830-2W only T
to T
0.49 0.51
V/V
Input Current
VIN = 18 V (short-to-battery)
4.4 mA
Parameter Test Conditions/Comments Min Typ Max Unit
OUTPUT CHARACTERISTICS
Output Voltage Swing RL = 150 Ω to ground 0.01 to 4.75 V Linear Output Current <1% THD at 100 kHz 125 mA Short-Circuit Current Sourcing/sinking 248/294 mA Capacitive Load Drive Peaking ≤ 3 dB 47 pF
POWER SUPPLY
Operating Range Operation outside of this range results in
performance degradation Quiescent Current per Amplifier Enabled (ENA = 5 V), no load 6.8 10 mA ADA4830-1W/ADA4830-2W only T
MIN
to T
10.4 mA
MAX
Disabled (ENA = 0 V), no load 90 µA VIN = 18 V (short-to-battery), no load 5.3 mA Power Supply Rejection Ratio (PSRR) +VS = 4.5 V to 5.5 V, V
is forced to 2.5 V 53 dB
REF
OPERATING TEMPERATURE RANGE −40 +125 °C

3.3 V OPERATION

TA = 25°C, +VS = 3.3 V, RL = 1 kΩ, V
Table 2.
Parameter Test Conditions/Comments Min Typ Max Unit
= 1.65 V (floating), V
REF
= +VS/2, R
INCM
= 5 kΩ to +Vs, unless otherwise specified.
STB
2.9 5.5 V
−3 dB Large Signal Bandwidth V ADA4830-1W/ADA4830-2W only T V V
Slew Rate (tR/tF) V ADA4830-1W/ADA4830-2W only T Settling Time to 0.1% V
= 0.5 V p-p, RL = 150 Ω 63 73 MHz
OUT
to T
MIN
= 0.1 V p-p, RL = 1 kΩ 89 MHz
OUT
= 0.1 V p-p, RL = 150 Ω 64 78 MHz
OUT
MIN
OUT
= 1 V step 147/155 165/180 V/µs
OUT
MIN
= 1 V step 25 ns
OUT
58 MHz
MAX
MAX
to T
136/145 V/µs
MAX
NOISE/DISTORTION PERFORMANCE
Output Voltage Noise f = 1 MHz 28 nV/√Hz Differential Gain Error (NTSC) RL = 150 Ω, VIN = 1 V p-p 0.1 % Differential Phase Error (NTSC) RL = 150 Ω, VIN = 1 V p-p 0.1 Degrees
OUT
DC PERFORMANCE
OUT
MIN
MAX
Output Bias Voltage 1.60 1.65 1.70 V ADA4830-1W/ADA4830-2W only T
MIN
to T
1.59 1.71 V
MAX
INPUT CHARACTERISTICS
Input Resistance (Differential Mode) 6.7 kΩ Input Resistance (Common Mode) 2 kΩ Input Common-Mode Voltage Range V ADA4830-1W/ADA4830-2W only T
voltage adjusted to optimized range −8 +6 V
REF
to T
MIN
−8 +6 V
MAX
Common-Mode Rejection (CMR) VIN = ±3.3 V 41 54 dB ADA4830-1W/ADA4830-2W only T
MIN
to T
40 dB
MAX
SHORT-TO-BATTERY CHARACTERISTICS
Protected Input Voltage Range −9 +20 V ADA4830-1W/ADA4830-2W only T Short-to-Battery Output Flag Trigger
Level
ADA4830-1W/ADA4830-2W only T
to T
MIN
Minimum VIN needed to signal an input fault
−9 +20 V
MAX
7.4 7.8 8.2 V
condition
to T
MIN
Rev. C | Page 4 of 22
7.4 8.2 V
MAX
Data Sheet ADA4830-1/ADA4830-2
Output Voltage Swing
RL = 150 Ω to ground
0.01 to 3.08
V
ADA4830-1W/ADA4830-2W only T
to T
8.4
mA
Parameter Test Conditions/Comments Min Typ Max Unit
VOLTAGE REFERENCE INPUT
Input Voltage Range 0.2 to 2.2 V Input Resistance 20 kΩ Gain V
LOGIC OUTPUT/INPUT CHARACTERISTICS
STB V
OH
STB VOL VIN ≥ 8.2 V (fault condition), ADA4830-1/ADA4830-2 85/178 mV ENA VIH Voltage to enable device ≥1.8 V ENA VIL Voltage to disable device ≤0.8 V
OUTPUT CHARACTERISTICS
Linear Output Current <1% THD at 100 kHz 50 mA Short-Circuit Current Sourcing/sinking 85/180 mA Capacitive Load Drive Peaking ≤ 4 dB 47 pF
POWER SUPPLY
Operating Range Operation outside of this range results in
Quiescent Current per Amplifier Enabled (ENA = 3.3 V), no load 5.5 8.0 mA
Disabled (ENA = 0 V), no load 60 µA VIN = 18 V (short-to-battery), no load 4.3 mA Power Supply Rejection Ratio (PSRR) +VS = 3.0 V to 3.6 V, V OPERATING TEMPERATURE RANGE −40 +125 °C
to V
REF
1 V/V
OUT
VIN ≤ 7.4 V (normal operation) 3.3 V
2.9 5.5 V
performance degradation
MIN
MAX
forced to 1.65 V 42 dB
REF
Rev. C | Page 5 of 22
ADA4830-1/ADA4830-2 Data Sheet
Supply Voltage (+VS Pin)
6 V
Stresses above those listed under Absolute Maximum Ratings may cause permanent dam age to the device. This is a stress
rating only ; functional operation of the device at these or any other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
8-Lead LFCSP
50 5 °C/W
10020-050
0
0.5
1.0
1.5
2.0
2.5
3.0
0 10 20 30 40 50 60 70 80 90 100
MAXIMUM POWER DISSIPATION (W)
AMBIENT TEMPERATURE (°C)
16-LEAD LF CS P
8-LEAD LF CS P

ABSOLUTE MAXIMUM RATINGS

Table 3.
Parameter Rating
Supply Voltage Delta
+VS1 to +VS2, ADA4830-2 Only 0.5 V
Input Voltage Positive Direction (INNx, INPx) 22 V Input Voltage Negative Direction (INNx, INPx) −10 V Reference Voltage (VREFx Pin) +VS + 0.3 V Power Dissipation See Figure 3 Storage Temperature Range −65°C to +150°C Operating Temperature Range −40°C to +125°C Lead Temperature (Soldering, 10 sec) 260°C Junction Temperature 150°C
The power dissipated in the package (P quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the supply voltage (+V
) times the quiescent current (IS).
S
The power dissipated due to load drive depends on the particular application. The power due to load drive is calculated by multiplying the load current by the associated voltage drop across the device. RMS voltages and currents must be used in these calculations.
Airflow increases heat dissipation, effectively reducing θ
Figure 3 shows the maximum power dissipation in the package vs. the ambient temperature for the 8-lead LFCSP (116°C/W) and the 16-lead LFCSP (54°C/W) on a JEDEC standard 4-layer board. θ
values are approximate.
JA
) is the sum of the
D
.
JA

THERMAL RESISTANCE

θJA is specified for the device and its exposed paddle is soldered to a high thermal conductivity, 4-layer (2s2p) circuit board, as described in EIA/JESD 51-7.
Table 4.
Package Type θJA θJC Unit
16-Lead LFCSP 54 6 °C/W

MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the ADA4830-1 and
ADA4830-2 packages is limited by the associated rise in
junction temperature (T which is the glass transition temperature, the plastic changes its properties. Exceeding a junction temperature of 150°C for an extended time can result in changes in the silicon devices, potentially causing failure.
) on the die. At approximately 150°C,
J
Figure 3. Maximum Power Dissipation vs.
Ambient Temperature for a 4-Layer Board

ESD CAUTION

Rev. C | Page 6 of 22
Data Sheet ADA4830-1/ADA4830-2
NOTES
1. EXPOSED PAD ON BOTTOM SIDE OF PACKAGE . NOT CONNECT E D ELECTRI CALLY, BUT SHOULD BE SOLDERED TO A METALIZED AREA ON THE PCB TO MINIMIZE THERMAL RESISTANCE .
3INN 4GND
1VREF 2INP
6 VOUT 5 STB
8 +VS 7 ENA
ADA4830-1
TOP VIEW
(Not to S cale)
10020-003
3
INN
Negative Input.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Figure 4. ADA4830-1 Pin Configuration
Table 5. ADA4830-1 Pin Function Descriptions
Pin No. Mnemonic Description
1 VREF Voltage Reference Input. Sets the output dc bias voltage. Internally biased to +VS/2 when left floating. See the
Applications Information section.
2 INP Positive Input.
4 GND Power Supply Ground Pin. 5 STB Short-to-Battery Indicator Output Pin. A logic low indicates an overvoltage condition (short-to-battery), whereas a
logic high indicates normal operation. An open-drain configuration requires external pull-up resistor. 6 VOUT Amplifier Output. 7 ENA Enable Pin. Connect to +VS or float for normal operation. Connect to ground for device disable. 8 +VS Positive Power Supply Pin. Bypass this pin with a 0.1 µF capacitor to ground. EPAD Exposed Pad. The exposed pad is located on the bottom side of the package. The pad is not connected electrically
but should be soldered to a metalized area on the printed circuit board (PCB) to minimize thermal resistance.
Rev. C | Page 7 of 22
Loading...
+ 15 hidden pages
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use