AC '97 FEATURES
Fully Compliant AC ’97 Analog I/O Component
48-Terminal TQFP Package
Multibit SD Converter Architecture for Improved
S/N Ratio >90 dB
16-Bit Stereo Full-Duplex Codec
Four Analog Line-Level Stereo Inputs for Connection
from LINE, CD, VIDEO and AUX
Two Analog Line-Level Mono Inputs for Speakerphone
and PC BEEP
Mono MIC Input Switchable from Two External
Sources
High Quality CD Input with Ground Sense
Stereo Line Level Output
Mono Output for Speakerphone
Power Management Support
FUNCTIONAL BLOCK DIAGRAM
AD1819
MIC1
MIC2
LINE_IN
AUX
CD
VIDEO
PHONE_IN
LINE_OUT_L
MONO_OUT
LINE_OUT_R
PC_BEEP
0dB/
20dB
MV
MV
MV
G
A
S
M
S
PHAT
S
STEREO
S
PHAT
S
S
A
M
STEREO
ENHANCED FEATURES
Support for Multiple Codec Communications
DSP 16-Bit Serial Port Format
Variable 7 kHz to 48 kHz Sampling Rate with 1 Hz
Supports Modem Sample Rates and Filtering
Phat™ Stereo 3D Stereo Enhancement
G
G
A
M
SSS
SSSS
G = GAIN
A = ATTENUATE
M = MUTE
MV = MASTER VOLUME
G
A
M
G
A
A
M
M
S
S
Resolution
G
A
M
S
S
PGA
SELECTOR
PGA
G
A
M
G
A
M
1
CS0
MASTER/SLAVE
SYNCHRONIZER
16-BIT
SD A/D
CONVERTER
16-BIT
SD A/D
CONVERTER
SAMPLE
RATE
GENERATORS
16-BIT
SD D/A
CONVERTER
16-BIT
SD D/A
CONVERTER
OSCILLATORS
XTALO
CHAIN_IN
XTALI
CHAIN_CLK
RESET
SYNC
BIT_CLK
AC LINK
SDATA_OUT
SDATA_IN
SoundPort is a registered trademark of Analog Devices, Inc.
Phat is a trademark of Analog Devices, Inc.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
The AD1819 is an analog front end for high performance PC
audio, modem, or DSP applications. The AC ’97 architecture
defines a 2-chip audio solution comprising a digital audio controller, plus a high quality analog component that includes
Digital-to-Analog Converters (DACs), Analog-to-Digital Converters (ADCs) mixer and I/O.
The main architectural features of the AD1819 are the high
quality analog mixer section, two channels of Σ∆ ADC conversion, two channels of Σ∆ DAC conversion and Data Direct
Scrambling (D2S) rate generators. The AD1819’s left channel
ADC and DAC are compatible for modem applications supporting irrational sample rates and modem filtering requirements.
FUNCTIONAL DESCRIPTION
This section overviews the functionality of the AD1819 and is
intended as a general introduction to the capabilities of the
device. Detailed reference information may be found in the
descriptions of the Indexed Control Registers.
Analog Inputs
The codec contains a stereo pair of ∑∆ ADCs. Inputs to the
ADC may be selected from the following analog signals: telephony (PHONE_IN), mono microphone (MIC1 or MIC2),
stereo line (LINE_IN), auxiliary line input (AUX), stereo CD
ROM (CD), stereo audio from a video source (VIDEO) and
post-mixed stereo or mono line output (LINE_OUT).
Analog Mixing
PHONE_IN, MIC1 or MIC2, LINE_IN, AUX, CD and
VIDEO can be mixed in the analog domain with the stereo
output from the DACs. Each channel of the stereo analog inputs may be independently gained or attenuated from +12 dB
to –34.5 dB in 1.5 dB steps. The summing path for t he mono
inputs (PHONE_IN, MIC1, and MIC2 to LINE_OUT) duplicates mono channel data on both the left and right LINE_OUT.
Additionally, the PC attention signal (PC_BEEP) may be
mixed with the line output. A switch allows the output of the
DACs to bypass the Phat Stereo 3D enhancement.
Analog-to-Digital Signal Path
The selector sends left and right channel information to the
programmable gain amplifier (PGA). The PGA following the
selector allows independent gain for each channel entering the
ADC from 0 dB to +22.5 dB in 1.5 dB steps.
Each channel of the ADC is independent, and can process
left and right channel data at different sample rates. All programmed sample rates from 7 kHz to 48 kHz have a resolution
of 1 Hz. The AD1819 also supports irrational V.34 sample
rates.
Sample Rates and D2S
The AD1819 default mode sets the codec to operate at 48 kHz
sample rates. The converter pairs may process left and right
channel data at different sample rates. The AD1819 sample rate
generator allows the codec to instantaneously change and process sample rates from 7 kHz to 48 kHz with a resolution of
1 Hz. The in-band integrated noise and distortion artifacts introduced by rate conversions are below –90 dB. The AD1819
uses a 4-bit D/A structure and Data Directed Scrambling (D
2
S)
to enhance noise immunity on motherboards and in PC enclosures, and to suppress idle tones below the device’s quantization
noise floor. The D
2
S process pushes noise and distortion artifacts caused by errors in the multibit D/A conversion process to
frequencies beyond the auditory response of the human ear and
then filters them.
Digital-to-Analog Signal Path
The analog output of the DAC may be gained or attenuated
from +12 dB to –34.5 dB in 1.5 dB steps, and summed with any
of the analog input signals. The summed analog signal enters
the Master Volume stage where each channel of the mixer output may be attenuated from 0 dB to –46.5 dB in 1.5 dB steps or
muted.
Host-Based Echo Cancellation Support
The AD1819 supports time correlated I/O data format by presenting mic data on the left channel of the ADC and the mono
summation of left and right output on the right channel. The
ADC is splittable; left and right ADC data can be sampled at
different rates.
Telephony Modem Support
The AD1819 contains a V.34-capable analog front end for supporting host-based and data pump modems. The modem DAC
typical dynamic range is 90 dB over a 4.2 kHz analog output
passband where F
= 12.8 kHz. The left channel of the ADC
S
and DAC may be used to convert modem data at the same
sample rate in the range between 7 kHz and 48 kHz. All programmed sample rates have a resolution of 1 Hz. The AD1819
supports irrational V.34 sample rates with 8/7 and 10/7 selectable multiplier coefficients.
–2–
REV. 0
SPECIFICATIONS
STANDARD TEST CONDITIONS UNLESS OTHERWISE NOTED
AD1819
DAC Test Conditions
Temperature25°CCalibrated
Digital Supply (V
Analog Supply (V
Sample Rate (F
)5.0V0 dB Attenuation
DD
)5.0VInput 0 dB
CC
)48kHz10 kΩ Output Load
S
Input Signal1008HzMute Off
Analog Output Passband20 Hz to 20 kHz
(AC Link)2.0V
V
IH
(AC Link)0.8V
V
IL
(CS0, CS1, CHAIN_IN)4.0V
V
IH
(CHAIN_CLK)1.0V
V
IL
ANALOG INPUT
ADC Test Conditions
Calibrated
0 dB Gain
Input –3 dB Relative to Full Scale
Line Input Selected
Line to Other–90–85dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)±10%
Interchannel Gain Mismatch (Difference of Gain Errors)±0.5dB
ADC Offset Error±5mV
DIGITAL-TO-ANALOG CONVERTERS
ParameterMinTypMaxUnits
Resolution16Bits
Total Harmonic Distortion (THD) LINE_OUT0.02%
–74dB
Dynamic Range (–60 dB Input THD+N Referenced to Full Scale,
A-Weighted)8590dB
Signal-to-Intermodulation Distortion* (CCIF Method)85dB
Gain Error (Full-Scale Span Relative to Nominal Input Voltage)±10%
Interchannel Gain Mismatch (Difference of Gain Errors)±0.5dB
DAC Crosstalk* (Input L, Zero R, Measure LINE_OUT_R; Input R,dB
Zero L, Measure LINE_OUT_L)–80dB
Total Out-of-Band Energy (Measured from 0.6 × FS to 20 kHz)*–40dB
MASTER VOLUME
ParameterMinTypMaxUnits
Step Size (0 dB to –46.5 dB)
LINE_OUT_L, LINE_OUT_R, MONO_OUT1.5dB
Output Attenuation Range Span*46.5dB
Mute Attenuation of 0 dB Fundamental*75dB
Power Supply Range—Analog4.55.5V
Power Supply Range—Digital4.55.5V
Power Supply Current120mA
Power Dissipation600mW
Analog Supply Current60mA
Digital Supply Current60mA
Power Supply Rejection (100 mV p-p Signal @ 1 kHz)*
(At Both Analog and Digital Supply Pins, Both ADCs and DACs)40dB
CLOCK SPECIFICATIONS*
ParameterMinTypMaxUnits
Input Clock Frequency 24.576MHz
Recommended Clock Duty Cycle40 5060%
DD
DD
V
V
V
V
POWER-DOWN STATES
ParameterSet BitsMinTypMaxUnits
ADCs and Input Mux Power-DownPR0110mA
DACs Power-DownPR1100mA
Analog Mixer Power-Down (V
Analog Mixer Power-Down (V
REF
REF
and V
and V
On)PR1, PR254mA
REFOUT
Off)PR0, PR1, PR347mA
REFOUT
Digital Interface Power-DownPR4120mA
Internal Clocks DisabledPR0, PR1, PR4, PR585mA
ADC and DAC Power-DownPR0, PR185mA
Standby ModePR0, PR1, PR2, PR4, PR555mA
V
REF
Total Power-DownPR0, PR1, PR2, PR3,
PR4, PR5220µA
RESET250µA
*Guaranteed, not tested.
Specifications subject to change without notice.
REV. 0
–5–
AD1819
TIMING PARAMETERS (GUARANTEED OVER OPERATING TEMPERATURE RANGE)
ParameterSymbolMinTypMaxUnits
RESET Active Low Pulse Widtht
RESET Inactive to BIT_CLK Start-Up Delayt
SYNC Active High Pulse Widtht
SYNC Low Pulse Widtht
SYNC Inactive to BIT_CLK Start-Up Delayt
SYNC Frequency48.0kHz
SYNC Periodt
Setup to Falling Edge of BIT_CLKt
Hold from Falling Edge of BIT_CLKt
BIT_CLK Rise Timet
BIT_CLK Fall Timet
SYNC Rise Timet
SYNC Fall Timet
SDATA_IN Rise Timet
SDATA_IN Fall Timet
SDATA_OUT Rise Timet
SDATA_OUT Fall Timet
End of Slot 2 to BIT_CLK, SDATA_IN Lowt
SYNC_PERIOD
SETUP
HOLD
RISE CLK
FALL CLK
RISE SYNC
FALL SYNC
RISE DIN
FALL DIN
RISE DOUT
FALL DOUT
S2_PDOWN
Setup to Trailing Edge of RESET (Applies to
SYNC, SDATA_OUT)t
Rising Edge of RESET to HI-Z Delayt
*Output Jitter is directly dependent on crystal input jitter.
RESET
SETUP2RST
OFF
t
RST_LOW
t
RST2CLK
1.0µs
162.8ns
0.08141.3µs
19.5µs
162.8ns
81.4ns
32.5640.748.84ns
32.5640.748.84ns
20.8µs
15.0ns
15.0ns
4ns
4ns
4ns
4ns
4ns
4ns
4ns
4ns
1.0µs
15ns
25ns
BIT_CLK
SYNC
BIT_CLK
Figure 1. Cold Reset
t
SYNC_HIGH
Figure 2. Warm Reset
BIT_CLK
SYNC
t
CLK_HIGH
Figure 3. Clock Timing
t
CLK_PERIOD
t
SYNC_HIGH
t
SYNC_PERIOD
t
RST2CLK
t
CLK_LOW
t
SYNC_LOW
–6–
REV. 0
BIT_CLK
BIT_CLK
SDATA_OUT
SYNC
SDATA_IN
SLOT 1
SLOT 2
WRITE
TO 0x20
DATA
PR4
DON'T
CARE
t
S2_PDOWN
NOTE: BIT_CLK NOT TO SCALE
RESET
SDATA_OUT
HI-Z
t
SETUP2RST
t
OFF
SDATA_IN, BIT_CLK
WARNING!
ESD SENSITIVE DEVICE
SYNC
SDATA_OUT
SDATA_IN
SDATA_OUT
t
SETUP
t
HOLD
Figure 4. Data Setup and Hold
BIT_CLK
SYNC
t
RISECLK
t
RISESYNC
t
RISEDIN
t
RISEDOUT
t
FALLCLK
t
FALLSYNC
t
FALLDIN
t
FALLDOUT
Figure 5. Signal Rise and Fall Time
AD1819
Figure 6. AC Link, Link Low Power Mode Timing
Figure 7. ATE Test Mode
ABSOLUTE MAXIMUM RATINGS*
ParameterMinMaxUnits
Power Supplies
Analog (AV
Digital (DV
)–0.36.0V
DD
)–0.36.0V
DD
Input Current (Except Supply Pins)±10.0mA
Analog Input Voltage (Signal Pins)–0.3AV
Digital Input Voltage (Signal Pins)–0.3DV
+ 0.3 V
DD
+ 0.3 V
DD
Ambient Temperature (Operating)–40+85°C
Storage Temperature–65+150°C
*Stresses greater than those listed under Absolute Maximum Ratings may cause
permanent damage to the device. This is a stress rating only; functional operation
of the device at these or any other conditions above those indicated in the
operational section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD1819 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
u
JC
u
CA
REV. 0
–7–
AD1819
PIN CONFIGURATION
48-Terminal TQFP
(ST-48)
DV
DD1
XTL_IN
XTL_OUT
DV
SS1
SDATA_OUT
BIT_CLK
DV
SS2
SDATA_IN
DV
DD2
SYNC
RESET
PC_BEEP
CHAIN_INNCCS0NCNC
CS1
CHAIN_CLK
48 47 46 45 4439 38 3743 42 41 40
1
PIN 1
2
IDENTIFIER
3
4
5
6
7
8
9
10
11
12
13 14 15 16 17 18 19 20 21 22 23 24
PHONE_IN
NC = NO CONNECT
AUX_L
AUX_R
AD1819
TOP VIEW
(Not to Scale)
CD_L
VIDEO_L
VIDEO_R
SS2
AV
CD_R
CD_GND
NC
MIC1
DD2
NC
AV
MIC2
LINE_IN_L
MONO_OUT
LINE_OUT_R
36
35
LINE_OUT_L
CX3D
34
33
RX3D
FILT_L
32
31
FILT_R
AFILT2
30
29
AFILT1
28
V
REFOUT
27
V
REF
AV
26
25
AV
LINE_IN_R
SS1
DD1
PIN FUNCTION DESCRIPTION
Digital I/O
Pin NameTQFPI/ODescription
XTL_IN2I24.576 MHz Crystal or Clock Input
XTL_OUT3O24.576 MHz Crystal Output
SDATA_OUT5ISerial Data Output. Serial, Time Division Multiplexed, AD1819 Input Stream
BIT_CLK6O/I*Bit Clock Input, 12.288 MHz Serial Data Clock. Daisy Chain Output Clock
SDATA_IN8OSerial Data Input. Serial, Time Division Multiplexed, AD1819 Output Stream
SYNC10I48 kHz Fixed Rate Sample Sync Clock
RESET11IReset. AD1819 Master Hardware Reset
*Input if the AD1819 is configured as Slave 1 or Slave 2.
*Output when configured as Master. Input when configured as Slave 1 or Slave 2.
–8–
REV. 0
AD1819
Analog I/O
These signals connect the AD1819 component to analog sources and sinks, including microphones and speakers.
Pin NameTQFPI/ODescription
PC_BEEP12IPC Beep. PC Speaker Beep Pass-Through
PHONE_IN13IPhone. From Telephony Subsystem Speakerphone or Handset
AUX_L14IAuxiliary Input Left Channel
AUX_R15IAuxiliary Input Right Channel
VIDEO_L16IVideo Audio Left Channel
VIDEO_R17IVideo Audio Right Channel
CD_L18ICD Audio Left Channel
CD_GND19ICD Audio Analog Ground Sense for Differential CD Input
CD_R20ICD Audio Right Channel
MIC121IMicrophone 1. Desktop Microphone Input
MIC222IMicrophone 2. Second Microphone Input
LINE_IN_L23ILine In Left Channel
LINE_IN_R24ILine In Right Channel
LINE_OUT_L35OLine Out Left Channel
LINE_OUT_R36OLine Out Right Channel
MONO_OUT37OMonaural Output to Telephony Subsystem Speakerphone
Note: Writing any value to this register performs a register reset, which cause all registers to revert to their default values (except
74h, which forces the serial configuration). Reading this register returns the ID code of the part and a code for the type of 3D Stereo
Enhancement.
ID [9:0]Identify Capability. The ID decodes the capabilities of AD1819 on the following:
BitFunctionAD1819*
ID0Dedicated Mic PCM in Channel0
ID1Modem Line Codec Support0
ID2Bass and Treble Control0
ID3Simulated Stereo (Mono to Stereo)0
ID4Headphone Out Support0
ID5Loudness (Bass Boost) Support0
ID618-Bit DAC Resolution0
ID720-Bit DAC Resolution0
ID818-Bit ADC Resolution0
ID920-Bit ADC Resolution0
*The AD1819 contains none of the optional features identified by these bits.
SE [4:0]Stereo Enhancement. The 3D stereo enhancement identifies the Analog Devices 3D Phat Stereo enhancement
RMV [4:0]Right Master Volume Control. The least significant bit represents 1.5 dB. This register controls the output from
0 dB to a maximum attenuation of –46.5 dB.
RMV5Right Master Volume Maximum Attenuation. Forces RMV [4:0] to all “1s,” –46.5 dB.
LMV [4:0]Left Master Volume Control. The least significant bit represents 1.5 dB. This register controls the output from
0 dB to a maximum attenuation of –46.5 dB.
LMV5Left Master Volume Maximum Attenuation. Forces LMV [4:0] to all “1s,” –46.5 dB.
MMMaster Volume Mute. When this bit is set to “1,” the left and right channels are muted.
MMV [4:0]Mono Master Volume Control. The least significant bit represents 1.5 dB. This register controls the output from
0 dB to a maximum attenuation of –46.5 dB.
MMV5Mono Master Volume Maximum Attenuation –46.5 dB.
MMMMono Master Volume Mute. When this bit is set to “1,” the channel is muted.
000 00000 dB Attenuation
001 1111–46.5 dB Attenuation
01x xxxx–46.5 dB Attenuation
1xx xxxx∞ dB Attenuation
PC Beep (Index 0Ah)
PCV [3:0]PC Beep Volume Control. The least significant bit represents 3 dB attenuation. This register controls the output
from 0 dB to a maximum attenuation of –45 dB. The PC Beep is routed to the Left and Right Line outputs even
when AD1819 is in a RESET State. This is so that Power-On Self Test (POST) codes can be heard by the user in
case of a hardware problem with the PC.
PCMPC Beep Mute. When this bit is set to “1,” the channel is muted.
PCMPCV3 . . . PCV0Function
000000 dB Attenuation
01111–45 dB Attenuation
1xxxx–∞ dB Attenuation
Phone Volume (Index 0Ch)
PHV [4:0]Phone Volume. Allows setting the Phone Volume Attenuator in 32 steps. The LSB represents 1.5 dB, and the
range is +12 dB to –34 dB. The default value is 0 dB, mute enabled.
PHMPhone Mute. When this bit is set to “1,” the channel is muted.
Mic Volume (Index 0Eh)
MCV [4:0]Mic Volume Gain. Allows setting the Mic Volume attenuator in 32 steps. The LSB represents 1.5 dB, and the
range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
M20 Microphone +20 dB Gain Block
0 = Disabled; Gain = 0 dB.
1 = Enabled; Gain = +20 dB.
MCMMic Mute. When this bit is set to “1,” the channel is muted.
Line In Volume (Index 10h)
RLV [4:0]Right Line In Volume. Allows setting the Line In right channel attenuator in 32 steps. The LSB represents
1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
LLV [4:0]Left Line In Volume. Allows setting the Line In left channel attenuator in 32 steps. The LSB represents
1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
LMLine In Mute. When this bit is set to “1,” the channel is muted.
RIM [3:0]Right Input Mixer Gain Control. Each LSB represents 1.5 dB, 0000 = 0 dB and the range is 0 dB to +22.5 dB.
LIM [3:0]Left Input Mixer Gain Control. Each LSB represents 1.5 dB, 0000 = 0 dB and the range is 0 dB to +22.5 dB.
IMInput Mute. 0 = Unmuted, 1 = Muted or –∞ dB gain.
IMxIM3 . . . xIM0Function
01111+22.5 dB Gain
000000 dB Gain
1xxxxx–∞ dB Gain
General Purpose (Index 20h)
geR
muN
h02esopruPlareneGPOPXD3XXXXIMSMKBPLXXXXXXXh0000
emaN51D41D31D21D11D01D9D8D7D6D5D4D3D2D1D0DtluafeD
LPBKLoopback Control. ADC/DAC digital loopback mode.
MSMIC Select.
0 = MIC1.
1 = MIC2.
REV. 0
–15–
AD1819
MIXMono Output Select.
0 = Mix.
1 = Mic.
3DPhat Stereo Enhancement.
0 = Phat Stereo is off.
1 = Phat Stereo is on.
POPPCM Output Path. The POP bit controls the optional PCM out 3D bypass path (the pre- and post-
3D PCM outpaths are mutually exclusive).
0 = Pre-3D.
1 = Post-3D.
The register should be read before writing to generate a mask for only the bit(s) that need to be changed. The
default value is 0000h.
3D Control (Index 22h)
geR
emaN51D41D31D21D11D01D9D8D7D6D5D4D3D2D1D0DtluafeD
muN
*h22lortnoCD3XXXXXXXXXXXX 3PD2PD1PD0PDh0000
DP [2:0]Depth Control. Sets 3D “Depth” Phat Stereo enhancement according to table below.
Ready Bits: The ready bits are read only, writing to REF, ANL, DAC, ADC will have no effect. These bits indi-
cate the status for the AD1819 subsections. If the bit is a one then that subsection is “ready.” Ready is defined as
the subsection able to perform in its nominal state.
ADCADC section ready to transmit data.
DACDAC section ready to accept data.
ANLAnalog gainuators, attenuators, and mixers ready.
REFVoltage References, V
REF
and V
up to nominal level.
REFOUT
PR [5:0]Power-Down Bits. The first three bits are to be used individually rather than in combination with each other. The
last bit PR3 can be used in combination with PR2 or by itself.
Power-Down StateSet Bits
ADCs and Input Mux Power-DownPR0
DACs Power-DownPR1
Analog Mixer Power-Down (V
Analog Mixer Power-Down (V
DRRQ0Master AC ’97 Codec DAC Right Request.
DRRQ1Slave 1 Codec DAC Right Request.
DRRQ2Slave 2 Codec DAC Right Request.
DLRQ0Master AC ’97 Codec DAC Left Request.
DLRQ1Slave 1 Codec DAC Left Request.
DLRQ2Slave 2 Codec DAC Left Request.
DRQENFills idle status slots with DAC request reads, and stuffs DAC requests into LSB of output address slot. (AC Link
If your system uses only a single AD1819, you can ignore the register mask and the slave 1/slave 2 request bits. If
you write to this register, write ones to all of the register mask bits. The DxRQx bits are read-only.
The codec asserts the DxRQx bit when the corresponding DAC channel can accept data in the next frame. These
bits are snapshots of the codec state taken when the current frame began (effectively, on the rising edge of SYNC),
but they also take notice of DAC samples sent in the current frame.
If you set the DRQEN bit, the AD1819 will fill all otherwise unused AC Link status address and data slots with
the contents of register 74h. That makes it somewhat simpler to access the information, because you don’t need to
continually issue AC Link read commands to get the register contents.
Also, the DAC requests are reflected in Slot 1, Bits (11 . . . 6). These bits are active Low.
SLOT16 makes all AC Link slots 16 bits in length, formatted into 16 slots.
Miscellaneous Control Bits (Index 76h)
ARSRADC Right Sample Generator Select. Connects right ADC channel to SR0 or SR1.
0 = SR0 Selected.
1 = SR1 Selected.
DRSRDAC Right Sample Generator Select. Connects right DAC channel to SR0 or SR1.
0 = SR0 Selected.
1 = SR1 Selected.
SRX8D7Multiply SR1 Rate by 8/7.
SRX10D7Multiply SR1 Rate by 10/7. SRX10D7 and SRX8D7 are mutually exclusive; SRX10D7 has priority if both are set.
MODENModem Filter Enable (left channel only). Change only when DACs are inactive.
ALSRADC Left Sample Generator Select. Connects left ADC channel to SR0 or SR1.
0 = SR0 Selected.
1 = SR1 Selected.
DLSRDAC Left Sample Generator Select. Connects left DAC channel to SR0 or SR1.
0 = SR0 Selected.
1 = SR1 Selected.
DACZZero-Fill (vs. repeat sample) if DAC is starved.
SR0 [15:0]Writing to this register allows the user to program the sampling frequency from 7 kHz (1B58h) to 48 kHz (BB80h)
in 1 Hz increments. The resultant sample rate value may be multiplied by 8/7 and 10/7 (SRX8D7 and SRX10D7
in register 0x76h). Programming a value greater than 48 kHz or less than 7kHz may cause unpredictable results.
T [7:0]This register is ASCII encoded to “S.”
REV [7:0]Revision Register field contains the revision number.
These bits are read-only and should be verified before accessing vendor-defined features.
DIGITAL INTERFACE
AD1819 AC Link Digital Serial Interface Protocol
The AD1819 incorporates an AC ’97 5-pin digital serial interface that links it to a digital controller. AC Link is a bidirectional, fixed
rate, serial PCM digital stream. It handles multiple input, and output audio streams, as well as control register accesses employing a
time division multiplexed (TDM) scheme. The AC Link architecture divides each audio frame into 12 outgoing and 12 incoming
data streams, up to 20-bit sample resolution. The AD1819 uses 16-bit samples. The data streams include:
AC ’97 Protocol
• TAG1 Input and Output
• Control2 Output Slots
Control Register Write Port
• Status2 Input Slots
Control Register Read Port
• PCM Playback2 Output Slots
2-Channel Composite PCM Output Stream
• PCM Record Data2 Input Slots
2-Channel Composite PCM Input Stream
Synchronization of all AC Link data transactions is signaled by the AC ’97 controller. The AD1819 drives the serial bit clock onto
AC Link, which the AC ’97 controller then qualifies with a synchronization signal to construct audio frames.
SYNC, which is fixed at 48 kHz, is derived by dividing down the serial bit clock (BIT_CLK) by 256. The BIT_CLK is fixed at
12.288 MHz. AC Link serial data is updated on each rising edge of BIT_CLK. The receiver of AC Link data, the AD1819 for outgoing
data and the AC ’97 controller for incoming data, samples each serial bit on the falling edge of BIT_CLK. SYNC may remain high
for a minimum of 1 BIT_CLK up to a maximum duration of 16 BIT_CLKs at the beginning of each audio frame. The first 16 bits of
the audio frame is defined as the “Tag Phase.” The remainder of the audio frame is the “Data Phase.” The AD1819 uses SYNC to
define the beginning of the audio frame.
–18–
REV. 0
AD1819
The AC Link protocol provides for a special 16-bit time slot (Slot 0) wherein each bit conveys a valid tag for its corresponding time
slot within the current audio frame. A “1” in a given bit position of Slot 0 indicates that the corresponding time slot within the current audio frame has been assigned to a data stream, and contains valid data. If a slot is “tagged” invalid, it is the responsibility of the
source of the data, (AD1819 for the input stream, AC ’97 controller for the output stream), to stuff all bit positions with 0s during
that slot’s active time. The AD1819 stuffs all invalid slots with zeros and ignores invalid input slots.
Additionally, for power savings, all clock sync and data signals can be halted.
For multiple codec operations, the AD1819 supports an enhanced mode for communicating with up to two additional codecs. The
Slave 1 AD1819 codec uses Slots 5 and 6, while Slave 2 uses Slots 7 and 8 as shown in the following diagram.
ENHANCED MODE
SLOT # ....
SYNC
OUTGOING STREAMS
INCOMING STREAMS
PHASE
AC Link Audio Output Frame (SDATA_OUT)
The audio output frame data streams correspond to the multiplexed bundles of all digital output data targeting AD1819’s DAC
inputs and control registers. As briefly mentioned earlier, each audio output frame supports up to twelve 20-bit outgoing data time
slots. Slot 0 is a special reserved time slot containing 16 bits that are used for AC Link protocol infrastructure.
Within Slot 0 the first bit is a global bit (SDATA_OUT Slot 0, Bit 15), which flags the validity for the entire audio frame. If the
“Valid Frame” bit is a 1, this indicates that the current audio frame contains at least one slot time of valid data. The next 12-bit
positions sampled by AC ’97 indicate which of the corresponding 12 time slots contain valid data. In this way input DAC data
streams of differing sample rates can be transmitted across AC Link at its fixed 48 kHz audio frame rate. The following diagram
illustrates the time-slot-based AC Link protocol.
123456789101112
CMD
CMD
PCM
TAGRSRVD
ADR
DATA
STATUS
STATUS
TAGRSRVD RSRVD
TAG
ADR
DATA
LEFT
PCM
LEFT
PCM
RIGHT
PCM
RIGHT
PCM
LEFT
PCM
LEFT
SLAVE 1
PCM
RIGHT
PCM
RIGHT
DATA PHASE
PCM
LEFT
PCM
LEFT
SLAVE 2
PCM
RIGHT
PCM
RIGHT
RSRVD
Figure 9. Standard Bidirectional Audio Frame
RSRVD
RSRVD
RSRVD
RSRVD
SYNC
BIT_CLK
SDATA_IN
END OF PREVIOUS
AUDIO FRAME
TAG PHASE
12.2888MHz
CODEC
READY
81.4ns
SLOT(1) SLOT(2)
(1) = TIME SLOT CONTAINS VALID PCM DATA
SLOT(12)
TIME SLOT "VALID"
BITS
20.8ms (48kHz)
"0""0""0"190190001919
SLOT 1SLOT 2SLOT 3SLOT 12
DATA PHASE
Figure 10. AC Link Audio Output Frame
A new audio output frame begins with a low-to-high transition of SYNC. SYNC is synchronous to the rising edge of BIT_CLK. On
the immediately following falling edge of BIT_CLK, the AD1819 samples the assertion of SYNC. This falling edge marks the time
when both sides of AC Link are aware of the start of a new audio frame. On the next rising of BIT_CLK, the AC ’97 controller transitions SDATA_OUT into the first bit position of Slot 0 (Valid Frame Bit). Each new bit position is presented to AC Link on a rising
edge of BIT_CLK, and subsequently sampled by AD1819 on the following falling edge of BIT_CLK. This sequence ensures that
data transitions, and subsequent sample points for both incoming and outgoing data streams are time aligned.
REV. 0
–19–
AD1819
AD1819 SAMPLES SYNC ASSERTION HERE
SYNC
BIT_CLK
SDATA_OUT
END OF PREVIOUS
AUDIO FRAME
Figure 11. Start of an Audio Output Frame
SDATA_OUT’s composite stream is MSB justified (MSB first) with all nonvalid slots’ bit positions stuffed with 0s by the
AC ’97 controller. The AD1819 ignores invalid slots.
In the event that there are less than 20 valid bits within an assigned and valid time slot, the AC ’97 controller always stuffs all trailing
nonvalid bit positions of the 20-bit slot with 0s. The AD1819 ignores unused bits.
As an example, consider an 8-bit sample stream being played out to one of AD1819’s DACs. The first 8-bit positions are presented
to the DAC (MSB justified), followed by the next 12 bit positions, which are stuffed with 0s by the AC ’97 controller.
When mono audio sample streams are output from the AC ’97 controller, it is necessary that BOTH left and right stream time slots
be filled with the same data.
Slot 1: Command Address Port
The command port is used to control features and request status (see Audio Input Frame Slots l and 2) for AD1819 functions including, but not limited to, mixer settings and power management (refer to the control register section of this specification).
The control interface architecture supports up to sixty-four 16-bit read/write registers, addressable on even byte boundaries. Only the
even registers (00h, 02h, etc.) are valid, odd register (01h, 03h, etc.) accesses are discouraged (defaulting to the preceding even byte
boundary—i.e., a read to 01h will return the 16-bit contents of 00h). Note that shadowing of the control register file on the AC ’97
controller is an option left open to the implementation of the AC ’97 controller. The AD1819’s control register file is readable as
well as writable. Odd register addresses are mapped to the preceding even register address.
Audio output frame Slot 1 communicates control register address, and write/read command information to AD1819.
Command Address Port Bit Assignments:
Bit (19)Read/Write Command(1 = Read, 0 = Write)
Bit (18:12)Control Register Index(64 16-Bit Locations, Addressed On Even Byte Boundaries)
Bit (11:0)Reserved(Stuffed with 0s)
The first bit (MSB) sampled by the AD1819 indicates whether the current control transaction is a read or a write operation. The
following 7-bit positions communicate the targeted control register address. The trailing 12-bit positions within the slot are reserved.
Slot 2: Command Data Port
The command data port is used to deliver 16-bit control register write data in the event that the current command port operation is a
write cycle (as indicated by Slot 1, Bit 19).
Bit (19:4)Control Register Write Data(Stuffed with 0s If Current Operation Is Not a Write)
Bit (3:0)Reserved(Stuffed with 0s)
If the current command port operation is not a write, the entire slot time should be stuffed with 0s by the AC ’97 controller.
Slot 3: PCM Playback Left Channel
Audio output frame Slot 3 is the composite digital audio left playback stream. In a typical “Games Compatible” PC this slot is composed of standard PCM (.wav) output samples digitally mixed (on the AC ’97 controller or host processor) with music synthesis
output samples. If a sample stream of resolution less than 20 bits is transferred, the AC ’97 controller should stuff all trailing
nonvalid bit positions within this time slot with 0s.
Slot 4: PCM Playback Right Channel
Audio output frame Slot 4 is the composite digital audio right playback stream. In a typical “Games Compatible” PC this slot is
composed of standard PCM (.wav) output samples digitally mixed (on the AC ’97 controller or host processor) with music synthesis
output samples. If a sample stream of resolution less than 20 bits is transferred, the AC ’97 controller should stuff all trailing nonvalid bit
positions within this time slot with 0s.
AC '97 CONTROLLER SAMPLES
FIRST SDATA_OUT BIT OF FRAME HERE
VALID
SLOT (1) SLOT (2)
FRAME
–20–
REV. 0
AD1819
Slot 5–Slot 8: Multicodec Communication
• Slot 5 Slave 1 PCM Playback Left Channel
• Slot 6 Slave 1 PCM Playback Right Channel
• Slot 7 Slave 2 PCM Playback Left Channel
• Slot 8 Slave 2 PCM Playback Right Channel
Slot 6–Slot 12: Reserved
Audio output frame Slot 6 to Slot 12 are reserved for future use and should always be stuffed with 0s by the digital controller.
AC Link Audio Input Frame (SDATA_IN)
The audio input frame data streams correspond to the multiplexed bundles of all digital input data targeting the AC ’97 controller.
As is the case for audio output frame, each AC Link audio input frame consists of twelve 20-bit time slots. Slot 0 is a special reserved
time slot containing 16 bits used for AC Link protocol infrastructure.
Within Slot 0 the first bit is a global bit (SDATA_IN Slot 0, Bit 15) which flags whether or not AD1819 is in the “Codec Ready”
state. If the “Codec Ready” bit is a 0, this indicates that AD1819 is not ready for normal operation. This condition is normal following the deassertion of power-on reset, for example, while AD1819’s voltage references settle. When the AC Link “Codec Ready”
indicator bit is a 1, it indicates that the AC Link and AD1819 control and status registers are in a fully operational state and all subsections are ready.
Prior to any attempts at putting AD1819 into operation the AC ’97 controller should poll the first bit in the audio input frame
(SDATA_IN Slot 0, Bit 15) for an indication that the AD1819 has asserted “Codec Ready.” Once the AD1819 is sampled, “Codec
Ready” is asserted the next 12-bit positions sampled by the AC ’97 controller indicate which of the corresponding 12 time slots are
assigned to input data streams and that they contain valid data. The following diagram illustrates the time-slot-based AC Link protocol.
SYNC
BIT_CLK
SDATA_IN
END OF PREVIOUS
AUDIO FRAME
TAG PHASE
CODEC
READY
12.288MHz
81.4ns
SLOT(1) SLOT(2)
(1) = TIME SLOT CONTAINS VALID PCM DATA
SLOT(12)
TIME SLOT "VALID"
BITS
20.8ms (48kHz)
"0""0""0"190190001919
SLOT 1SLOT 2SLOT 3SLOT 12
DATA PHASE
Figure 12. AC Link Audio Input Frame
A new audio input frame begins with a low-to-high transition of SYNC. SYNC is synchronous to the rising edge of BIT_CLK. On
the immediately following falling edge of BIT_CLK, AD1819 samples the assertion of SYNC. This falling edge marks the time when
both sides of AC Link are aware of the start of a new audio frame. On the next rising of BIT_CLK, AD1819 transitions SDATA_IN
into the first bit position of Slot 0 (“Codec Ready” bit). Each new bit position is presented to AC Link on a rising edge of BIT_CLK, and
subsequently sampled by the AC ’97 controller on the following falling edge of BIT_CLK. This sequence ensures that data transitions, and subsequent sample points for both incoming and outgoing data streams, are time aligned.
AD1819 SAMPLES SYNC ASSERTION HERE
SYNC
BIT_CLK
SDATA_IN
AC '97 CONTROLLER SAMPLES
FIRST SDATA_IN BIT OF FRAME HERE
CODEC
SLOT (1) SLOT (2)
READY
END OF PREVIOUS
AUDIO FRAME
Figure 13. Start of an Audio Input Frame
SDATA_IN’s composite stream is MSB justified (MSB first) with all nonvalid bit positions (for assigned and/or unassigned time
slots) stuffed with 0s by AD1819. (SDATA_IN data should be sampled on the falling edges of BIT_CLK.)
Slot 0: Tag Phase SDATA_IN
The AD1819 is capable of sampling data from 7 kHz to 48 kHz with a resolution of 1 kHz. To enable a sample rate other than the
default 48 kHz, set the DRQEN bit (Register 74h Bit 11). This allows DAC request bits to be output on the SDATA_IN stream.
The digital controller should monitor the ADC valid bits to determine when the codec has valid data ready to send (these are low
active).
REV. 0
–21–
AD1819
TAG Phase Bit Assignments:
Bit (15)Codec Ready
Bit (14)Slot 1 Valid
Bit (13)Slot 2 Valid
Bit (12)Slot 3 Valid/ADC Left Data Is Valid on Slot 3
Bit (11)Slot 4 Valid/ADC Right Data Is Valid on Slot 4
Bit (10)Slot 5 Valid/ADC Left Data Slave 1 Valid on Slot 5
Bit (9)Slot 6 Valid/ADC Right Data Slave 1 Valid on Slot 6
Bit (8)Slot 7 Valid/ADC Left Data Slave 2 Valid on Slot 7
Bit (7)Slot 8 Valid/ADC Right Data Slave 2 Valid on Slot 8
Bit (6:0)Not Used
Slot 1: Status Address Port
The status port is used to monitor status for AD1819 functions including, but not limited to, mixer settings and power management.
Audio input frame Slot 1’s stream echoes the control register index, for historical reference, for the data to be returned in Slot 2
(assuming that Slots 1 and 2 had been tagged “valid” by AD1819 during Slot 0).
Status Address Port Bit Assignments:
Bit (19)RESERVED(Stuffed with 0)
Bit (18:12)Control Register Index(Echo of Register Index for Which Data Is Being Returned)
Bit (11)DAC Request Slot 3(0 = Request, 1 = No Request)
Bit (10)DAC Request Slot 4(0 = Request, 1 = No Request)
Bit (9)DAC Request Slot 5(0 = Request, 1 = No Request); Slave 1
Bit (8)DAC Request Slot 6(0 = Request, 1 = No Request); Slave 1
Bit (7)DAC Request Slot 7(0 = Request, 1 = No Request); Slave 2
Bit (6)DAC Request Slot 8(0 = Request, 1 = No Request); Slave 2
Bit (5:0)RESERVED(Stuffed with 0s)
The first bit (MSB) generated by AD1819 is always stuffed with a 0. The following 7-bit positions communicate the associated control register address, and the trailing 12-bit positions are stuffed with 0s by AD1819.
Slot 2: Status Data Port
The status data port delivers 16-bit control register read data.
Bit (19:4)Control Register Read Data(Stuffed with 0s If Tagged “Invalid” by AD1819)
Bit (3:0)RESERVED(Stuffed with 0s)
If Slot 2 is tagged “invalid” by AD1819, the entire slot will be stuffed with 0s by AD1819.
Slot 3: PCM Record Left Channel
Audio input frame Slot 3 is the left channel output of AD1819’s input MUX, post-ADC.
AD1819 ships out its ADC output data (MSB first), and stuffs the trailing nonvalid bit positions with 0s to fill out its 20-bit time slot.
Slot 4: PCM Record Right Channel
Audio input frame Slot 4 is the right channel output of AD1819’s input MUX, post-ADC.
AD1819 ships out its ADC output data (MSB first), and stuffs the trailing nonvalid bit positions with 0s to fill out its 20-bit time slot.
Slot 5–Slot 8: Multicodec Communication
• Slot 5 Slave 1 PCM Record Left Channel
• Slot 6 Slave 1 PCM Record Right Channel
• Slot 7 Slave 2 PCM Record Left Channel
• Slot 8 Slave 2 PCM Record Right Channel
Slot 9–Slot 12: Reserved
Audio input frame Slots 9–12 are reserved for future use and are always stuffed with 0s by AD1819.
AC Link Low Power Mode
The AC Link signals can be placed in a low power mode. When AD1819’s Power-Down Register (26h) is programmed to the
appropriate value, both BIT_CLK and SDATA_IN will be brought to a logic low voltage level.
–22–
REV. 0
SYNC
BIT_CLK
AD1819
SDATA_OUT
SDATA_IN
SLOT 12
PREVIOUS
FRAME
SLOT 12
PREVIOUS
FRAME
NOTE:
BIT_CLK NOT TO SCALE
TAG
TAG
WRITE TO
0x26
DATA
PR4
Figure 14. AC Link Power-Down Timing
BIT_CLK and SDATA_IN are transitioned low immediately1 following the decode of the write to the Power-Down Register (26h)
with PR4. When the AC ’97 controller driver is at the point where it is ready to program the AC Link into its low power mode, Slots
(1 and 2) must be the only valid stream in the audio output frame
2
.
The AC ’97 controller should also drive SYNC and SDATA_OUT low after programming AD1819 to this low power “halted” mode.
Once AD1819 has been instructed to halt BIT_CLK, a special “wake-up” protocol must be used to bring the AC Link to the active
mode, since normal audio output and input frames can not be communicated in the absence of BIT_CLK.
Waking up the AC Link
There are two methods for bringing the AC Link out of a low power, halted mode. Regardless of the method, it is the AC ’97
controller that performs the wake-up task.
AC Link protocol provides for a “Cold AC ’97 Reset,” and a “Warm AC ’97 Reset.” The current power-down state would
ultimately dictate which form of AC ’97 reset is appropriate. Unless a “cold” or “register” reset (a write to the Reset Register) is
performed, wherein the AD1819 registers are initialized to their default values, registers are required to keep state during all powerdown modes. The Serial Configuration Register (0x74) maintains state during a register reset.
Once powered down, reactivation of the AC Link via reassertion of the SYNC signal may be immediate. When the AD1819 powers
up, it indicates readiness via the Codec Ready Bit (Input Slot 0, Bit 15).
Cold AC ’97 Reset
A cold reset is achieved by asserting RESET for at least the minimum specified time. By driving RESET, BIT_CLK and SDATA_OUT
will be activated, and all AD1819 control registers will be initialized to their default power-on reset values.
RESET is an asynchronous AD1819 input.
Warm AC ’97 Reset
A warm AC ’97 reset will reactivate the AC Link without altering the current AD1819 register values. A warm reset is signaled
by driving SYNC high for a minimum of 1 µs in the absence of BIT_CLK.
Within normal audio frames SYNC is a synchronous AD1819 input. In the absence of BIT_CLK, however, SYNC is treated as an
asynchronous input used in the generation of a warm reset to the AD1819.
REV. 0
–23–
AD1819
MULTIPLE CODE CONFIGURATION
Setting Up Multiple Codecs
The AD1819 may be used with up to two additional AD1819
codecs. In order to configure the codecs as Master, Slave 1 or
Slave 2, refer to the following table.
XTALI pin on the Slave Codecs “must” be tied to ground and
the CHAIN_IN pin “must” be tied to ground on the last codec
Slave 1 (on a 2-codec design) or SLAVE 2 (on a 3-codec design). See Figures 9 and 10.
Configure the Codec Resources
Programing REGM (2:0) bits in the Serial Configuration Register (74h) allows the digital controller read write access to all the
internal registers on each codec according to the following table.
The AD1819 has been designed to require a minimum number
of external circuitry. The recommended applications circuits are
shown in Figures 15–18. Reference designs for the AD1819 are
available and may be obtained by contacting your local Analog
Devices’ sales representative or authorized distributor. Example
shell programs for establishing a communications path between
the AD1819 and an ADSP-21xx are also available.
AD1819
1.37kV
4.99kV
10kV
100nF
10kV10kV
1mF
1mF
1mF
1mF
1mF
1mF
1mF
1mF
100nF
1mF
1mF
1mF
1mF
1mF
1mF
1mF
+5AV
PC_BEEP
LINE_IN_R
LINE_IN_L
MIC1
MIC2
CD_R
CD_L
CD_GND
VIDEO_L
VIDEO_R
AUX_L
AUX_R
PHONE_IN
7
MONO_OUT
36
LINE_OUT_R
LINE_OUT_L
AFILT1 AFILT2FILT_L
270pF
NP0
270pF
NP0
DD
10mF TANT
100nF
AV
DD2AVSS2
FILT_R CX3D RX3D
1mF
1mF
+5AV
DD
10mF TANT
100nF
AV
DD1AVSS
34
100nF
AD1819
33
C9
47nF
NP0
10mF TANT
100nF
DV
SS1DVDD1
V
REFOUTVREF
28
2.25Vdc
100nF
+5DV
DD
DV
27
10mF
TANT
+5DV
DD
10mF TANT
100nF
SS2DVDD2
SDATA_OUT
SDATA_IN
BIT_CLK
CHAIN_IN
CHAIN_CLK
XTAL_INXTAL_OUT
24.576MHz
22pF
NP0
RESET
SYNC
CS0
CS1
22pF
NP0
47
48
CONTROLLER
DV
DD
DIGITAL
REV. 0
600Z
CHASSIS GROUND
ANALOG GROUND DIGITAL GROUND
Figure 15. Recommended One Codec Application Circuit
–25–
AD1819
XTAL_IN
22pF
NP0
XTAL_IN
AD1819
MASTER
24.576MHz
AD1819
SLAVE 1
RESET
SDATA_OUT
SDATA_IN
SYNC
BIT_CLK
CHAIN_IN
CHAIN_CLK
XTAL_OUT
22pF
NP0
RESET
SDATA_OUT
SDATA_IN
SYNC
BIT_CLK
CHAIN_IN
CHAIN_CLK
XTAL_OUT
CS0
CS1
CS0
CS1
DV
RESET
SDATA_OUT
SDATA_IN
SYNC
BIT_CLK
DD
FL0
DT0
DR0
RFS0
SCLK0
SPORT0
DIGITAL
CONTROLLER
(ADSP-2181)
AD1819
SLAVE 2
XTAL_IN
RESET
SDATA_OUT
SDATA_IN
SYNC
BIT_CLK
CHAIN_IN
CHAIN_CLK
XTAL_OUT
CS0
CS1
DV
DD
Figure 16. Three Codec System Example
–26–
REV. 0
AD1819
XTAL_IN
22pF
NP0
XTAL_IN
AD1819
MASTER
24.576MHz
AD1819
SLAVE 1
RESET
SDATA_OUT
SDATA_IN
SYNC
BIT_CLK
CS0
CS1
CHAIN_IN
CHAIN_CLK
XTAL_OUT
22pF
NP0
RESET
SDATA_OUT
SDATA_IN
SYNC
BIT_CLK
CS0
CS1
CHAIN_IN
CHAIN_CLK
XTAL_OUT
DV
RESET
SDATA_OUT
SDATA_IN
SYNC
BIT_CLK
DD
FL0
DT0
DR0
RFS0
SCLK0
SPORT0
DIGITAL
CONTROLLER
(ADSP-2181)
Figure 17. Two Codec System Example
2.21kV*
MIC
INPUT
.
10mV RMS
(mean)
200Hz < FREQUENCY RESPONSE < 5kHz @ –3dB
NOTES:
*MAY NEED TO OPTIMIZE TO SUIT MICROPHONE
**SELECT MIC1 AND MAX GAIN 20dB +12dB for 10mV
RMS MICROPHONE OUTPUT.
FB
100V
100pF
Figure 18. Microphone Input
10nF*
100nF
NC
AD1819
V
REFOUT
MIC1**
MIC2
REV. 0
–27–
AD1819
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
48-Terminal TQFP
(ST-48)
0.030 (0.75)
0.018 (0.45)
SEATING
PLANE
0.006 (0.15)
0.002 (0.05)
0° – 7°
0.063 (1.60) MAX
0.030 (0.75)
0.057 (1.45)
0.018 (0.45)
0.053 (1.35)
0° MIN
0.007 (0.18)
0.004 (0.09)
0.354 (9.00) BSC
0.276 (7.0) BSC
48
1
(PINS DOWN)
12
13
0.019 (0.5)
BSC
TOP VIEW
37
24
0.011 (0.27)
0.006 (0.17)
36
25
0.276 (7.0) BSC
0.354 (9.00) BSC
C3097–2–10/97
–28–
PRINTED IN U.S.A.
REV. 0
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.