ALLEGRO 3966 DATA SHEET

查询A3966SLB-T供应商
A3966SLB (SOIC)
OUT
PHASE
ENABLE
GROUND
SENSE
OUT
LOAD
SUPPLY
REFERENCE
1
1A
V
2
1
3
1
4
5
1
6
1B
710
V
89
REF
BB
LOGICLOGIC
V
BB
16
OUT
2A
PHASE
15
14
13
12
11
V
CC
RC
ENABLE
GROUND
SENSE
OUT
2B
LOGIC SUPPLY
RC
Dwg. PP-066-1
2
2
2
ABSOLUTE MAXIMUM RATINGS
Load Supply Voltage, VBB...................... 30 V
Output Current, I
(continuous) .............................. ±650 mA
Logic Supply Voltage, V Input Voltage, V Sense Voltage, V Package Power Dissipation (T
A3966SA ..................................... 2.08 W*
A3966SLB ................................... 1.87 W*
Operating Temperature Range,
T
..................................... -20°C to +85°C
A
Junction Temperature,
T
.................................................. +150°C
J
Storage Temperature Range,
T
................................... -55°C to +150°C
S
Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, do not exceed the specified current rating or a junction temperature of 150°C.
* Per SEMI G42-88 Specification, Thermal Test Board
Standardization for Measuring Junction-to-Ambient Thermal Resistance of Semiconductor Packages.
(peak) ........... ±750 mA
OUT
.................... 7.0 V
CC
........ -0.3 V to VCC + 0.3 V
in
................................ 1.0 V
S
= 25°C), P
A
D
29319.25C
3966
DUAL FULL-BRIDGE PWM
MOTOR DRIVER
The A3966SA and A3966SLB are designed to drive both windings of a two­phase bipolar stepper motor. Each device includes two H-bridges capable of continuous output currents of ±650 mA and operating voltages to 30 V. Motor winding current can be controlled by the internal fixed-frequency, pulse-width modulated (PWM), current-control circuitry. The peak load current limit is set by the user’s selection of a reference voltage and current-sensing resistors. Except for package style and pinout, the two devices are identical.
The fixed-frequency pulse duration is set by a user-selected external RC timing network. The capacitor in the RC timing network also determines a user­selectable blanking window that prevents false triggering of the PWM current­control circuitry during switching transitions.
To reduce on-chip power dissipation, the H-bridge power outputs have been optimized for low saturation voltages. The sink drivers feature the Allegro patented Satlington® output structure. The Satlington outputs combine the low voltage drop of a saturated transistor and the high peak current capability of a Darlington.
For each bridge, a PHASE input controls load-current polarity by selecting the appropriate source and sink driver pair. For each bridge, an ENABLE input, when held high, disables the output drivers. Special power-up sequencing is not required. Internal circuit protection includes thermal shutdown with hysteresis, ground-clamp and flyback diodes, and crossover-current protection.
The A3966SA is supplied in a 16-pin dual in-line plastic package. The A3966SLB is supplied in a 16-lead plastic SOIC with copper heat sink tabs. The power tab is at ground potential and needs no electrical isolation. The A3966SLB is also available in a lead (Pb) free version, with 100% matte tin leadframe plating.
FEATURES
±650 mA Continuous Output Current
30 V Output Voltage Rating
Internal Fixed-Frequency PWM Current Control
Satlington Sink Drivers
User-Selectable Blanking Window
Internal Ground-Clamp & Flyback Diodes
Internal Thermal-Shutdown Circuitry
Crossover-Current Protection and UVLO Protection
Always order by complete part number:
Part Number Pb-free Packing Package R
A3966SA Bulk 16-pin DIP 60 38 — A3966SLB Bulk A3966SLB-T Yes Bulk 16-lead SOIC 67 — 6 A3966SLBTR Tape and Reel with internally A3966SLBTR-T Yes Tape and Reel fused leads
R
θθ
θJA
θθ
(°C/W)
θθ
θJC
θθ
R
θθ
θJT
θθ
Data Sheet
®
3966
DUAL FULL-BRIDGE PWM MOTOR DRIVER
LOGIC
SUPPLY
V
CC
PHASE
1
1
FUNCTIONAL BLOCK DIAGRAM
1A
1B
OUT
OUT
V
BB
2A
OUT
2B
OUT
LOAD
SUPPLY
+
PHASE
2
2
ENABLE
R
T
UVLO
& TSD
1
CONTROL LOGIC
1
SOURCE
ENABLE
RC
C
T
SENSE
OUT
LOAD
SUPPLY
REFERENCE
RC
LOGIC
SUPPLY
OUT
SENSE
PWM LATCH
Q
OSC
BLANKING
1
R
S
A3966SA (DIP)
1
1
2
1B
3
V
4
REF
RC
5
V
6
CC
7
2B
8
2
GATE
CURRENT-SENSE
1
LOGIC
V
BB
LOGIC
COMPARATOR
+ –
16
15
14
13
12
11
10
9
1
ENABLE
PHASE
OUT
GROUND
GROUND
OUT
PHASE
ENABLE
UVLO & TSD
CONTROL LOGIC
ENABLE
2
÷4
REFERENCE
CURRENT-SENSE
COMPARATOR
+ –
2
BLANKING
GATE
2
PWM LATCH
R
S
2
2
SOURCE
ENABLE
Q
GROUND
Dwg. FP-036-6
SENSE
R
1S
SENSE
1
2
R
2S
TRUTH TABLE
PHASE ENABLE OUT
1
1
1A
XH OffOff HL H L LL L H
X = Irrelevant
2A
2
2
OUT
A
B
Dwg. PP-066-2
2
115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1998, 2003 Allegro MicroSystems, Inc.
3966
DUAL FULL-BRIDGE
PWM MOTOR DRIVER
ELECTRICAL CHARACTERISTICS at T V
= 0 V, 56 kΩ & 680 pF RC to Ground (unless noted otherwise)
S
= +25°C, V
A
= 30 V, VCC = 4.75 V to 5.5 V, V
BB
REF
= 2 V,
Limits
Characteristic Symbol Test Conditions Min. Typ. Max. Units
Output Drivers
Load Supply Voltage Range V
Output Leakage Current I
Output Saturation Voltage V
CE(SAT)
Clamp Diode Forward Voltage V
Motor Supply Current I (No Load)
BB(ON)
I
BB(OFF)
BB
CEX
F
Operating, I
V
= 30 V <1.0 50 µA
OUT
V
= 0 V <-1.0 -50 µA
OUT
Source Driver, I
Source Driver, I
Sink Driver, I
Sink Driver, I
= ±650 mA, L = 3 mH V
OUT
= -400 mA 1.7 2.0 V
OUT
= -650 mA 1.8 2.1 V
OUT
= +400 mA, VS = 0.5 V 0.3 0.5 V
OUT
= +650 mA, VS = 0.5 V 0.7 1.3 V
OUT
CC
—30 V
IF = 400 mA 1.1 1.4 V
IF = 650 mA 1.4 1.6 V
V
V
ENABLE1
ENABLE1
= V
= V
= 0.8 V 3.0 5.0 mA
ENABLE2
= 2.4 V <1.0 200 µA
ENABLE2
Control Logic
Logic Supply Voltage Range V
Logic Input Voltage V
V
Logic Input Current I
I
Reference Input Volt. Range V
Reference Input Current I
Reference Divider Ratio V
REF/VTRIP
Current-Sense Comparator V
CC
IN(1)
IN(0)
IN(1)
IN(0)
REF
REF
IO
Operating 4.75 5.50 V
V
IN
V
IN
Operating 0.1 2.0 V
V
REF
Input Offset Voltage
Current-Sense Comparator V
S
Operating -0.3 1.0 V
Input Voltage Range
Sense-Current Offset I
SO
IS – I
NOTES: 1. Typical Data is for design information only.
2. Negative current is defined as coming out of (sourcing) the specified device terminal.
2.4 V
0.8 V
= 2.4 V <1.0 20 µA = 0.8 V <-20 -200 µA
-2.5 0 1.0 µA
3.8 4.0 4.2
= 0 V -6.0 0 6.0 mV
, 50 mA I
OUT
650 mA 12 18 24 mA
OUT
www.allegromicro.com
3
Loading...
+ 7 hidden pages