AKM AK5392-VS Datasheet

ASAHI KASEI [AK5392]
AK5392
Enhanced Dual Bit ∆Σ 24Bit ADC
General Description
The AK5392 is a 24bit, 128x oversampling 2ch A/D Converterfor professional digital audio systems. The modulator in the AK5392 uses the new developed Enhanced Dual Bit architecture. This new architecture achieves the wider dynamic range, while keeping much the same superior distortion characteristics as conventional Single Bit way. The AK5392 performs 116dB dynamic range, so the device is suitable for professional studio equipments such as digital mixer, digital VTR etc.
Features
Enhanced Dual Bit ADC
Sampling Rate: 1kHz∼54kHz
Full Differential Inputs
S/(N+D): 105dB
DR: 116dB
S/N: 116dB
High Performance Linear Phase Digital Anti-Alias filter
Passband: 0∼21.768kHz(@fs=48kHz)
Ripple: 0.001dB
Stopband: 110dB
Digital HPF & Offset Calibration for Offset Cancel
Master Clock: 256/384fs
Power Supply: 5V±5%(Analog), 3∼5.25V(Digital)
Power Dissipation: 470mW
Package: 28pin SOP
0188-E-01 1997/11
- 1 -
ASAHI KASEI [AK5392]
Ordering Guide
°C
+70
28pin SOP
Pin Layout
AK5392-VS -10 AKD5392 AK5392 Evaluation Board
Compatibility with AK5391
1. Changed Specs
Parameter AK5391 AK5392 HPF No Yes Output Resolution 20/24bit 24bit DR 113dB 116dB Input Offset Required Not required
2. Pin Compatibility
The following pin functions are changed from AK5391. AK5392 supports 24bit only.
Pin No. AK5391 AK5392
2 VREFL- GNDL 19 SEL24 HPFE 27 VREFR- GNDR
0188-E-01 1997/11
- 2 -
ASAHI KASEI [AK5392]
PIN/FUNCTION
No. Pin Name I/O Function
1 VREFL O Lch Reference Voltage Pin, 3.75V
Normally connected to GNDL with a 10uF electrolytic capacitor and
a 0.1uF ceramic capacitor 2 GNDL - Lch Reference Ground Pin, 0V 3 VCOML O Lch Common Voltage Pin, 2.5V 4 AINL+ I Lch Analog positive input Pin 5 AINL- I Lch Analog negative input Pin 6 ZCAL I Zero Calibration Control Pin
This pin controls the calibration reference signal.
"L":VCOML and VCOMR
"H":Analog Input Pins(AINL±,AINR±) 7 VD - Digital Power Supply Pin, 3.3V 8 DGND - Digital Ground Pin, 0V 9 CAL O Calibration Active Signal Pin
"H" means the offset calibration cycle is in progress. Offset calibration starts
when
RST
10
1112 SMODE2
SMODE1
13 LRCK I/O Left/Right Channel Select Clock Pin
I Reset Pin
When "L", Digital section is powered-down. Upon returning "H", an
offset calibration cycle is started. An offset cal ibration cycle should always
be initiated after power-up.
II Serial Interface Mode Select Pin
MSB first, 2's compliment.
SMODE2 SMODE1 MODE LRCK
LRCK goes "H" at SMODE2="L" and "L" at SMODE2="H" during reset
when SMODE1 "H".
RST
goes "H". CAL goes "L" after 8704 LRCK cycles.
L L Slave mode : MSB justified : H/L L H Master mode : Similar to I2S : H/L H L Slave mode : I2S : L/H H H Master mode : I2S : L/H
0188-E-01 1997/11
- 3 -
ASAHI KASEI [AK5392]
14 SCLK I/O Serial Data Clock Pin
Data is clocked out on the falling edge of SCLK.
Slave mode:
SCLK requires more than 48fs clock.
Master mode:
SCLK outputs a 128fs clock. SCLK stays "L" during reset.
15 SDATA O Serial Data Output Pin
MSB first, 2's complement. SDATA stays "L" during reset.
16 FSYNC I/O Frame Synchronization Signal Pin
Slave mode:
When "H", the data bits are clocked out on SDATA.
Master mode:
FSYNC outputs 2fs clock.
FSYNC stays "L" during reset.
17 CLK I Master Clock Input Pin
CMODE="H":384fs
CMODE="L":256fs
18 CMODE I Master Clock Select Pin
"L": CLK=256fs (12.288MHz @fs=48kHz)
"H": CLK=384fs (18.432MHz @fs=48kHz)
19 HPFE I High Pass Filter Enable Pin
"L": Disable
"H": Enable
20 TEST I T est Pin
Should be connected DGND.
21 BGND - Substrate Ground Pin, 0V 22 AGND - Analog Ground Pin, 0V 23 VA - Analog Supply Pin, 5V 24 AINR- I Rch Analog negative input Pin 25 AINR+ I Rch Analog positive input Pin 26 VCOMR O Rch Common Voltage Pin, 2.5V 27 GNDR - Rch Reference Ground Pin, 0V 28 VREFR O Rch Reference Voltage Pin, 3.75V
Normally connected to GNDR with a 10uF electrolytic capacitor and
a 0.1uF ceramic capacitor
0188-E-01 1997/11
- 4 -
ASAHI KASEI [AK5392]
ABSOLUTE MAXIMUM RATINGS
(AGND,BGND,DGND=0V; Note 1 )
Parameter Symbol min max Units
Power Supplies: Analog Digital |BGND-DGND| (Note 2 ) Input Current, Any Pin Except Supplies IIN ­ Analog Input Voltage VINA -0.3 VA+0.3 V Digital Input Voltage VIND -0.3 VD+0.3 V Ambient Temperature (power applied) Ta -10 70 Storage Temperature Tstg -65 150
Note: 1 . All voltages with respect to ground.
2 . AGND and BGND mu st be same voltage.
WARNING: Operation at or beyond these limits may result in permanent damage to the device.
Normal operation is not guaranteed at these extremes.
GND
VA
VD
-0.3
-0.3
-
6.0
6.0
0.3
±
10
V V V
mA
°C °C
RECOMMENDED OPERATING CONDITIONS
(AGND,BGND,DGND=0V; Note 1 )
Parameter Symbol min typ max Units Power Supplies: Analog (Note 3 ) Digital
Notes:1 . All voltages with respect to ground.
3 . The power up sequence between VA and VD is not critical.
* AKM assumes no responsibility for the usage beyond the conditions in this data sheet.
VA
VD
4.75
3.0
5.0
3.3
5.25
5.25
V V
0188-E-01 1997/11
- 5 -
ASAHI KASEI [AK5392]
ANALOG CHARACTERISTICS
(Ta=25°C; VA=5.0V; VD=3.3V; AGND,BGND,DGND=0V; fs=48kHz; Signal Frequency=1kHz; 24bit Output; Measurement frequency=10Hz
20kHz; unless otherwise specified)
Parameter min typ max Units Resolution 24 Bits Analog Input Characteristics: S/(N+D) (Note 4 ) -1dBFS
-20dBFS
-60dBFS
98
105
-
-
93 53
dB dB
dB S/N (A-Weighted) 112 116 dB Dynamic Range (A-Weighted,-60dBFS) 112 116 dB Interchannel Isolation 110 120 dB Interchannel Gain Mismatch 0.1 0.5 dB
°C
Gain Drift 150 Offset Error after calibration, HPF=OFF
after calibration, HPF=ON Offset Drift (HPF=OFF) ­ Offset Calibration Range (HPF=OFF) Input Voltage (AIN+)-(AIN-)
±
2.36
±
± ±
±
200
1
±
10 50
2.51
1000
±
2.66
±
-
Input Impedance 3 5
ppm/
LSB LSB
LSB
24
mV
V
k
24 24
/
°C
Power Supplies Power Supply Current VA VD
90
130
6
9
mA
mA Power Dissipation 470 680 mW Power Supply Rejection (Note 5 ) 70 dB
Notes:4 . The ratio of the rms value of the signal to the rms sum of all the spectral components from 20Hz to 20kHz,
without A-weight. Full power input signal is -0.5dBFS.
5 .DC to 26kHz. 110dB(typ) beyond 26kHz.
0188-E-01 1997/11
- 6 -
Loading...
+ 13 hidden pages