ADLINK Express-HL2 User Manual

Download

Express-HL2

User’s Manual

Manual Revision: 1.01

Revision Date: October 22, 2014

Part Number: 50-1J058-1010

Revision History

Revision Description Date By

1.00 Initial release 2014-08-29 JC

1.01 Add BIOS beep codes; correct PCIe Configuration Switch settings 2014-10-22 JC

Page 2 Express-HL2

Preface

This document contains proprietary information protected by copyright. All rights are reserved. No part of this manual may be reproduced by any mechanical, electronic, or other means in any form without prior written permission of the manufacturer.

Disclaimer

The information in this document is subject to change without prior notice in order to improve reliability, design, and function and does not represent a commitment on the part of the manufacturer. In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the product or documentation, even if advised of the possibility of such damages.

Environmental Responsibility

ADLINK is committed to fulfill its social responsibility to global environmental preservation through compliance with the European Union's Restriction of Hazardous Substances (RoHS) directive and Waste Electrical and Electronic Equipment (WEEE) directive. Environmental protection is a top priority for ADLINK. We have enforced measures to ensure that our products, manufacturing processes, components, and raw materials have as little impact on the environment as possible. When products are at their end of life, our customers are encouraged to dispose of them in accordance with the product disposal and/or recovery programs prescribed by their nation or company.

Trademarks

Product names mentioned herein are used for identification purposes only and may be trademarks and/or registered trademarks of their respective companies.

Express-HL2 Page 3

Revision History ............................................................................................................ 2

Preface............................................................................................................................ 3

1 Introduction............................................................................................................ 6

2 Specifications.......................................................................................................... 7

2.1 Core System ..................................................................................................................................7

2.2 Expansion Busses ..........................................................................................................................7

2.3 Video .............................................................................................................................................7

2.4 Audio.............................................................................................................................................7

2.5 LAN................................................................................................................................................8

2.6 Multi I/O and Storage ...................................................................................................................8

2.7 TPM (Trusted Platform Module)...................................................................................................8

2.8 SEMA Board Controller .................................................................................................................8

2.9 Debug............................................................................................................................................8

2.10 Power Specifications .................................................................................................................9

2.11 Operating Temperatures...........................................................................................................9

2.12 Environmental .................................................................................................................. .........9

2.13 Specification Compliance ..........................................................................................................9

2.14 Operating Systems ....................................................................................................................9

2.15 Function Diagram ................................................................................................................... 10

2.16 Mechanical Drawing............................................................................................................... 11

3 Pinouts and Signal Descriptions......................................................................... 12

3.1 AB / CD Pin Definitions............................................................................................................... 12

3.2 Signal Description Terminology ................................................................................................. 15

3.3 AB Signal Descriptions ............................................................................................................... 16

3.4 CD Signal Descriptions ............................................................................................................... 25

4 Connector Pinouts on Module............................................................................ 28

4.1 40-pin Debug Connector............................................................................................................ 29

4.2 Status LEDs................................................................................................................................. 31

4.3 XDP Debug header ..................................................................................................................... 32

4.4 Fan Connector............................................................................................................................ 33

4.5 BIOS Setup Defaults Reset Button ............................................................................................. 33

4.6 Express-HL2 Switch Settings ...................................................................................................... 34

4.7 PCIe x16-to-two-x8 Adapter Card .............................................................................................. 36

Page 4 Express-HL2

5 Smart Embedded Management Agent (SEMA) ................................................ 37

5.1 Board Specific SEMA Functions ................................................................................................. 38

6 System Resources................................................................................................. 40

6.1 System Memory Map................................................................................................................. 40

6.2 Direct Memory Access Channels ............................................................................................... 40

6.3 I/O Map...................................................................................................................................... 41

6.4 Interrupt Request (IRQ) Lines .................................................................................................... 43

6.5 PCI Configuration Space Map .................................................................................................... 45

6.6 PCI Interrupt Routing Map......................................................................................................... 46

6.7 SMBus Slave Addresses.............................................................................................................. 46

7 BIOS Setup ............................................................................................................47

7.1 Menu Structure.......................................................................................................................... 47

7.2 Main ........................................................................................................................................... 48

7.3 Advanced ................................................................................................................................... 53

7.4 Boot............................................................................................................................................ 69

7.5 Security ...................................................................................................................................... 70

7.6 Save & Exit ................................................................................................................................. 70

8 BIOS Checkpoints, Beep Codes........................................................................... 71

8.1 Status Code Ranges.................................................................................................................... 72

8.2 Standard Status Codes ............................................................................................................... 72

8.3 OEM-Reserved Checkpoint Ranges............................................................................................ 78

9 Mechanical Information ...................................................................................... 79

9.1 Board-to-Board Connectors....................................................................................................... 79

9.2 Thermal Solution........................................................................................................................ 80

9.3 Mounting Methods .................................................................................................................... 82

9.4 Standoff Types ........................................................................................................................... 83

Safety Instructions ...................................................................................................... 84

Getting Service ............................................................................................................ 85

Express-HL2 Page 5

1 Introduction

The Express-HL2 is a COM Express® COM.0 R2.1 Type 2 module supporting the 64-bit 4th Generation Intel® Core™ i7/i5/3 processor with mobile Intel® QM87 Chipset or 4th Generation Intel® Celeron® processor with mobile Intel® HM86 Chipset. The Express-HL2 is specifically designed for customers who need high-level processing and graphics performance in a long product life solution.

The Express-HL2 features Intel® Hyper-Threading Technology (up to 4 cores, 8 threads) and non-ECC type DDR3L dual-channel memory at 1333/1600 MHz in dual stacked SODIMM sockets up to 16 GB to provide excellent overall performance. Intel® Flexible Display Interface and Direct Media Interface provide high speed connectivity to the mobile Intel® QM87/HM86 Chipset.

Integrated Intel® Generation 7.5 Graphics includes features such as OpenGL 3.1, DirectX 11, Intel® Clear Video HD Technology, Advanced Scheduler 2.0, 1.0, XPDM support, and DirectX Video Acceleration (DXVA) support for full AVC/VC1/MPEG2 hardware decode. Graphics outputs include VGA and LVDS. The Express-HL2 is specifically designed for customers with high-performance processing graphics requirements who want to outsource the custom core logic of their systems for reduced development time.

The Express-HL2 features a single onboard Gigabit Ethernet port, USB 2.0 ports, PATA port, SATA 6 Gb/s ports, 32-bit PCI bus, rev 2.3, and a multiplexed PCI Express® x16 graphics bus for discrete graphics expansion or general purpose PCI Express® x8 or x4 connectivity. Support is also provided for SMBus and I features such as remote console, CMOS backup, hardware monitor, and watchdog timer.

C and the module is equipped with SPI AMI EFI BIOS with CMOS backup, supporting embedded

Page 6 Express-HL2

2 Specifications

2.1 Core System

¾ CPU: 4th Generation Intel® Core™ and Intel® Celeron® Processors - 22nm (formerly “Haswell”)

• Intel® Core™ i7-4860EQ 1.8 GHz (3.2 GHz Turbo), 47W (4C/GT3)

• Intel® Core™ i7-4700EQ 2.4/1.7 GHz (3.4 GHz Turbo), 47/37W (4C/GT2)

• Intel® Core™ i5-4400E 2.7 GHz (3.3 GHz Turbo), 37W (2C/GT2)

• Intel® Core™ i5-4402E 1.6 GHz (2.7 GHz Turbo), 25W (2C/GT2)

• Intel® Core™ i3-4100E 2.4 GHz (no Turbo) 3MB, 37W (2C/GT2)

• Intel® Core™ i5-4102E 1.6 GHz (no Turbo) 3MB, 25W (2C/GT2)

• Intel® Celeron 2000E 2.2 GHz (no Turbo) 35W (2C/GT1)

• Intel® Celeron 2002E 1.5 GHz (no Turbo) 25W (2C/GT1)

¾ L3 Cache: 6MB for i7-4650U, 3MB for i5-4400E, i5-4402E, i3-4100E and i3-4102E, 2MB for 2000E and 2002E

¾ Memory: Dual channel non-ECC 1600/1333 MHz DDR3L memory up to 16GB in dual SODIMM socket ¾ Chipset: Mobile Intel®

Mobile Intel®

QM87 Chipset (Intel® Core™ i7/i5/i3)

QM87 Chipset (Intel® Celeron)

¾ BIOS: AMI EFI with CMOS backup in 8MB SPI BIOS with Intel® AMT 9.0 support (Intel® AMT not supported by HM86)

2.2 Expansion Busses

¾ PCI Express x16 (Gen3) or PCI Express (2 x8 or 1 x8 with 2 x4) ¾ 6 PCI Express x1 (AB): Lanes 0/1/2/3/4/5 ¾ PCI: 32-bit PCI bus, rev 2.3 ¾ LPC bus, SMBus (system) , I

C (user)

2.3 Video

¾ Integrated in Processor: Intel® Generation 7.5 graphics core architecture ¾ GPU Feature Support:

• 2 independent and simultaneous display combinations of VGA / LVDS monitors

• Encode/transcode HD content

• Playback of high definition content including Blu-ray Disc

• Superior image quality with sharper, more colorful images

• Playback of Blu-ray disc S3D content using HDMI (1.4a spec compliant with 3D)

• DirectX Video Acceleration (DXVA) support for accelerating video processing

• Full AVC/VC1/MPEG2 HW Decode

• Advanced Scheduler 2.0, 1.0, XPDM support

• Windows 8, Windows 7, OSX, Linux OS support

• DirectX 11, DirectX

¾ Multi Display Support: 2 independent displays ¾ Display Types

• VGA Interface support with 300 MHz DAC Analog monitor support up to QXGA (2048 x 1536)

• LVDS Interface single/dual channel 18/24-bit LVDS through eDP (two lane) to LVDS Realtek RTD2136R

2.4 Audio

¾ Integrated: Intel® HD Audio integrated in PCH QM87/HM86 ¾ Audio Codec: Realtek ALC886 on Express-BASE

Express-HL2 Page 7

2.5 LAN

¾ Integrated: LAN MAC integrated in PCH QM87/HM86 ¾ Intel PHY: Intel® Ethernet Controller i217LM ¾ Interface: 10/100/1000 GbE connection

2.6 Multi I/O and Storage

¾ Integrated in Intel® QM87/HM86 Express Chipset ¾ USB ports: 8 ports USB 2.0 (USB 0,1,2,3,4,5,6,7) ¾ SATA ports: four ports SATA 6Gb/s (SATA0, SATA1, SATA2, SATA3) – QM87

three ports SATA 6Gb/s (SATA0, SATA2, SATA3, no SATA1) – HM86

¾ PATA ports: one PATA IDE (through SATA to PATA bridge) ¾ GPIO: 4 GPO and 4 GPI with interrupt

2.7 TPM (Trusted Platform Module)

¾ Chipset: ATMELAT97SC3204 ¾ Type: TPM 1.2

2.8 SEMA Board Controller

¾ Type: ADLINK Smart Embedded Management Agent (SEMA) ¾ Supports:

• Voltage/Current monitoring

• Power sequence debug support

• AT/ATX mode control

• Logistics and forensic information

• Flat panel control

• General purpose I2C

• Failsafe BIOS (dual BIOS )

• Watchdog timer and fan control

2.9 Debug

¾ 40-pin flat cable connector to be used with DB-40 debug module

• Supports: BIOS POST code LEDs, BMC access, SPI BIOS flashing, power testpoints, debug LEDs

¾ 60-pin XDP header for ICE debug of CPU/chipset

Page 8 Express-HL2

2.10 Power Specifications

¾ Power Modes: AT and ATX mode (AT mode start controlled by SEMA) ¾ Standard Voltage Input: ATX = 12V±5% / 5Vsb ±5% or AT = 12V ±5% ¾ Wide Voltage Input: ATX = 8.5~20 V / 5Vsb ±5% or AT = 8.5 ~20V ¾ Power Management: ACPI 4.0 compliant, Smart Battery support ¾ Power States: supports C1-C6, S0, S1, S4, S3, S5, S5 ECO mode (Wake on USB S3/S4, WOL S3/S4/S5)

2.11 Operating Temperatures

¾ Standard Operating Temperature: 0°C to 60°C (wide voltage input) ¾ Extreme Rugged Operating Temperature: -40°C to 85°C (standard voltage input)

2.12 Environmental

¾ Humidity: 5-90% RH operating, non-condensing

5-95% RH storage (and operating with conformal coating).

¾ Shock and Vibration: IEC 60068-2-64 and IEC-60068-2-27

MIL-STD-202F, Method 213B, Table 213-I, Condition A and Method 214A, Table 214-I, Condition D

¾ Halt: Thermal Stress, Vibration Stress, Thermal Shock and Combined Test

2.13 Specification Compliance

¾ PICMG COM.0: Rev 2.1 Type 2, basic size 125 x 95 mm

2.14 Operating Systems

¾ Standard Support: Windows 7/8 32/64-bit, Linux 32/64-bit ¾ Extended Support (BSP): Windows Embedded Standard 7/8, Linux , VxWorks, QNX

Express-HL2 Page 9

2.15 Function Diagram

Page 10 Express-HL2

2.16 Mechanical Drawing

connector onbottom side

All tolerances ± 0.05 mm Othertolerances ± 0.2 mm

Express-HL2 Page 11

3 Pinouts and Signal Descriptions

3.1 AB / CD Pin Definitions

The Express-HL2 is a Type 2 module supporting PCI and PATA on the CD connector

All pins in the COM Express specification are described, including those not supported on the Express-HL2. Those not supported on the Express-HL2 module are crossed out

Row A Row B Row C Row D

Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name Pin No. Pin Name

A1 GND (FIXED) B1 GND (FIXED) C1 GND FIXED) D1 GND FIXED) A2 GBE0_MDI3- B2 GBE0_ACT# C2 IDE_D7 D2 IDE_D5 A3 GBE0_MDI3+ B3 LPC_FRAME# C3 IDE_D6 D3 IDE_D10 A4 GBE0_LINK100# B4 LPC_AD0 C4 IDE_D3 D4 IDE_D11 A5 GBE0_LINK1000# B5 LPC_AD1 C5 IDE_D15 D5 IDE_D12 A6 GBE0_MDI2- B6 LPC_AD2 C6 IDE_D8 D6 IDE_D4 A7 GBE0_MDI2+ B7 LPC_AD3 C7 IDE_D9 D7 IDE_D0 A8 GBE0_LINK# B8 LPC_DRQ0# C8 IDE_D2 D8 IDE_REQ A9 GBE0_MDI1- B9 LPC_DRQ1# C9 IDE_D13 D9 IDE_IOW# A10 GBE0_MDI1+ B10 LPC_CLK C10 IDE_D1 D10 IDE_ACK# A11 GND (FIXED) B11 GND (FIXED) C11 GND (FIXED) D11 GND (FIXED) A12 GBE0_MDI0- B12 PWRBTN# C12 IDE_D14 D12 IDE_IRQ A13 GBE0_MDI0+ B13 SMB_CK C13 IDE_IORDY D13 IDE_A0 A14 GBE0_CTREF B14 SMB_DAT C14 IDE_IOR# D14 IDE_A1 A15 SUS_S3# B15 SMB_ALERT# C15 PCI_PME# D15 IDE_A2 A16 SATA0_TX+ B16 A17 SATA0_TX- B17 A18 SUS_S4# B18 SUS_STAT# C18 PCI_GNT1# D18 IDE_RESET# A19 SATA0_RX+ B19 A20 SATA0_RX- B20 A21 GND (FIXED) B21 GND (FIXED) C21 GND (FIXED) D21 GND (FIXED) A22 SATA2_TX+ B22 SATA3_TX+ C22 PCI_REQ0# D22 PCI_AD1 A23 SATA2_TX- B23 SATA3_TX- C23 PCI_RESET# D23 PCI_AD3 A24 SUS_S5# B24 PWR_OK C24 PCI_AD0 D24 PCI_AD5 A25 SATA2_RX+ B25 SATA3_RX+ C25 PCI_AD2 D25 PCI_AD7 A26 SATA2_RX- B26 SATA3_RX- C26 PCI_AD4 D26 PCI_C/BE0# A27 BATLOW# B27 WDT C27 PCI_AD6 D27 PCI_AD9

A28 (S)ATA_ACT# B28 AC/HDA_SDIN2 C28 PCI_AD8 D28 PCI_AD11

A29 AC/HDA_SYNC B29 AC/HDA_SDIN1 C29 PCI_AD10 D29 PCI_AD13 A30 AC/HDA_RST# B30 AC/HDA_SDIN0 C30 PCI_AD12 D30 PCI_AD15 A31 GND (FIXED) B31 GND (FIXED) C31 GND (FIXED) D31 GND (FIXED) A32 AC/HDA_BITCLK B32 SPKR C32 PCI_AD14 D32 PCI_PAR A33 AC/HDA_SDOUT B33 I2C_CK C33 PCI_C/BE1# D33 PCI_SERR# A34 BIOS_DIS0# B34 I2C_DAT C34 PCI_PERR# D34 PCI_STOP# A35 THRMTRIP# B35 THRM# C35 PCI_LOCK# D35 PCI_TRDY#

A36 USB6- B36 USB7- C36 A37 USB6+ B37 USB7+ C37 PCI_IRDY# D37 PCI_AD16 A38 USB_6_7_OC# B38 USB_4_5_OC# C38 PCI_C/BE2# D38 PCI_AD18

SATA1_TX+ * SATA1_TX- *

SATA1_RX+ * SATA1_RX- *

C16 C17

C19 C20

PCI_GNT2# D16 IDE_CS1# PCI_REQ2# D17 IDE_CS3#

PCI_REQ1# D19 PCI_GNT3# PCI_GNT0# D20 PCI_REQ3#

PCI_DEVSEL #

D36

PCI_FRAME#

Page 12 Express-HL2

A39 USB4- B39 USB5- C39 PCI_AD17 D39 PCI_AD20 A40 USB4+ B40 USB5+ C40 PCI_AD19 D40 PCI_AD22 A41 GND (FIXED) B41 GND (FIXED) C41 GND (FIXED) D41 GND (FIXED) A42 USB2- B42 USB3- C42 PCI_AD21 D42 PCI_AD24 A43 USB2+ B43 USB3+ C43 PCI_AD23 D43 PCI_AD26 A44 USB_2_3_OC# B44 USB_0_1_OC# C44 PCI_C/BE3# D44 PCI_AD28 A45 USB0- B45 USB1- C45 PCI_AD25 D45 PCI_AD30 A46 USB0+ B46 USB1+ C46 PCI_AD27 D46 PCI_IRQC# A47 VCC_RTC B47 EXCD1_PERST# C47 PCI_AD29 D47 PCI_IRQD# A48 EXCD0_PERST# B48 EXCD1_CPPE# C48 PCI_AD31 D48 PCI_CLKRUN# A49 EXCD0_CPPE# B49 SYS_RESET# C49 PCI_IRQA# D49 PCI_M66EN GND) A50 LPC_SERIRQ B50 CB_RESET# C50 PCI_IRQB# D50 PCI_CLK A51 GND (FIXED) B51 GND (FIXED) C51 GND (FIXED) D51 GND (FIXED) A52 PCIE_TX5+ B52 PCIE_RX5+ C52 PEG_RX0+ D52 PEG_TX0+ A53 PCIE_TX5- B53 PCIE_RX5- C53 PEG_RX0- D53 PEG_TX0A54 GPI0 B54 GPO1 C54 TYPE0# D54 PEG_LANE_RV# A55 PCIE_TX4+ B55 PCIE_RX4+ C55 PEG_RX1+ D55 PEG_TX1+ A56 PCIE_TX4- B56 PCIE_RX4- C56 PEG_RX1- D56 PEG_TX1A57 GND B57 GPO2 C57 TYPE1# D57 TYPE2# A58 PCIE_TX3+ B58 PCIE_RX3+ C58 PEG_RX2+ D58 PEG_TX2+ A59 PCIE_TX3- B59 PCIE_RX3- C59 PEG_RX2- D59 PEG_TX2A60 GND (FIXED) B60 GND (FIXED) C60 GND (FIXED) D60 GND (FIXED) A61 PCIE_TX2+ B61 PCIE_RX2+ C61 PEG_RX3+ D61 PEG_TX3+ A62 PCIE_TX2- B62 PCIE_RX2- C62 PEG_RX3- D62 PEG_TX3A63 GPI1 B63 GPO3 C63 RSVD D63 RSVD A64 PCIE_TX1+ B64 PCIE_RX1+ C64 RSVD D64 RSVD A65 PCIE_TX1- B65 PCIE_RX1- C65 PEG_RX4+ D65 PEG_TX4+ A66 GND B66 WAKE0# C66 PEG_RX4- D66 PEG_TX4- A67 GPI2 B67 WAKE1# C67 RSVD D67 GND A68 PCIE_TX0+ B68 PCIE_RX0+ C68 PEG_RX5+ D68 PEG_TX5+ A69 PCIE_TX0- B69 PCIE_RX0- C69 PEG_RX5- D69 PEG_TX5A70 GND (FIXED) B70 GND (FIXED) C70 GND (FIXED) D70 GND (FIXED) A71 LVDS_A0+ B71 LVDS_B0+ C71 PEG_RX6+ D71 PEG_TX6+ A72 LVDS_A0- B72 LVDS_B0- C72 PEG_RX6- D72 PEG_TX6A73 LVDS_A1+ B73 LVDS_B1+ C73 SDVO_DATA D73 SDVO_CLK A74 LVDS_A1- B74 LVDS_B1- C74 PEG_RX7+ D74 PEG_TX7+ A75 LVDS_A2+ B75 LVDS_B2+ C75 PEG_RX7- D75 PEG_TX7A76 LVDS_A2- B76 LVDS_B2- C76 GND D76 GND A77 LVDS_VDD_EN B77 LVDS_B3+ C77 RSVD D77 IDE_CBLID# A78 LVDS_A3+ B78 LVDS_B3- C78 PEG_RX8+ D78 PEG_TX8+ A79 LVDS_A3- B79 LVDS_BKLT_EN C79 PEG_RX8- D79 PEG_TX8A80 GND (FIXED) B80 GND (FIXED) C80 GND (FIXED) D80 GND (FIXED) A81 LVDS_A_CK+ B81 LVDS_B_CK+ C81 PEG_RX9+ D81 PEG_TX9+ A82 LVDS_A_CK- B82 LVDS_B_CK- C82 PEG_RX9- D82 PEG_TX9A83 LVDS_I2C_CK B83 LVDS_BKLT_CTRL C83 RSVD D83 RSVD A84 LVDS_I2C_DAT B84 VCC_5V_SBY C84 GND D84 GND A85 GPI3 B85 VCC_5V_SBY C85 PEG_RX10+ D85 PEG_TX10+ A86 KBD_RST# B86 VCC_5V_SBY C86 PEG_RX10- D86 PEG_TX10A87 KBD_A20GATE B87 VCC_5V_SBY C87 GND D87 GND A88 PCIE0_CK_REF+ B88 BIOS_DIS1# C88 PEG_RX11+ D88 PEG_TX11+

Express-HL2 Page 13

A89 PCIE0_CK_REF- B89 VGA_RED C89 PEG_RX11- D89 PEG_TX11A90 GND (FIXED) B90 GND (FIXED) C90 GND (FIXED) D90 GND (FIXED) A91 SPI_POWER B91 VGA_GRN C91 PEG_RX12+ D91 PEG_TX12+ A92 SPI_MISO B92 VGA_BLU C92 PEG_RX12- D92 PEG_TX12- A93 GPO0 B93 VGA_HSYNC C93 GND D93 GND A94 SPI_CLK B94 VGA_VSYNC C94 PEG_RX13+ D94 PEG_TX13+ A95 SPI_MOSI B95 VGA_I2C_CK C95 PEG_RX13- D95 PEG_TX13- A96 GND B96 VGA_I2C_DAT C96 GND D96 GND A97 TYPE10# B97 SPI_CS# C97 RSVD D97 PEG_ENABLE# A98 RSVD B98 RSVD C98 PEG_RX14+ D98 PEG_TX14+ A99 RSVD B99 RSVD C99 PEG_RX14- D99 PEG_TX14A100 GND (FIXED) B100 GND (FIXED) C100 GND (FIXED) D100 GND (FIXED) A101 RSVD B101 RSVD C101 PEG_RX15+ D101 PEG_TX15+ A102 RSVD B102 RSVD C102 PEG_RX15- D102 PEG_TX15A103 RSVD B103 RSVD C103 GND D103 GND A104 VCC_12V B104 VCC_12V C104 VCC_12V D104 VCC_12V A105 VCC_12V B105 VCC_12V C105 VCC_12V D105 VCC_12V A106 VCC_12V B106 VCC_12V C106 VCC_12V D106 VCC_12V A107 VCC_12V B107 VCC_12V C107 VCC_12V D107 VCC_12V A108 VCC_12V B108 VCC_12V C108 VCC_12V D108 VCC_12V A109 VCC_12V B109 VCC_12V C109 VCC_12V D109 VCC_12V A110 GND (FIXED) B110 GND (FIXED) C110 GND (FIXED) D110 GND (FIXED)

*Note: SATA1 port not supported by HM86 chipset.

Page 14 Express-HL2

3.2 Signal Description Terminology

The following terms are used in the COM Express AB/CD Signal Descriptions below.

I Input to the Module

O Output from the Module

I/O Bi-directional input / output signal

OD Open drain output

I 3.3V Input 3.3V tolerant

I 5V Input 5V tolerant

O 3.3V Output 3.3V signal level

O 5V Output 5V signal level

I/O 3.3V Bi-directional signal 3.3V tolerant

I/O 5V Bi-directional signal 5V tolerant

I/O 3.3Vsb Input 3.3V tolerant active in standby state

P Power Input/Output

REF Reference voltage output that may be sourced from a module power plane.

PDS Pull-down strap. This is an output pin on the module that is either tied to GND or not connected.

The signal is used to indicate the PICMG module type to the Carrier Board.

PU ADLINK implemented pull-up resistor on module

PD ADLINK implemented pull-down resistor on module

Express-HL2 Page 15

3.3 AB Signal Descriptions

3.3.1 Audio Signals

Signal Pin # Description I/O PU/PD Comment

AC_RST# / HDA_RST#

AC_SYNC / HDA_SYNC

AC_BITCLK / HDA_BITCLK

AC _SDOUT / HDA_SDOUT

AC _SDIN[2:0] HDA_SDIN[2:0]

A30 Reset output to codec, active low. O 3.3VSB

A29 Sample-synchronization signal to the codec(s). O 3.3V

A32 Serial data clock generated by the external codec(s). I/O 3.3V

A33 Serial TDM data output to the codec. O 3.3V

B28

Serial TDM data inputs from up to 3 codecs. I/O 3.3V

B30

3.3.2 Analog VGA

Signal Pin # Description I/O PU/PD Comment

VGA_RED B89 Red for monitor.

Analog DAC output, designed to drive a 37.5-Ohm equivalent load.

VGA_GRN B91 Green for monitor

Analog DAC output, designed to drive a 37.5-Ohm equivalent load.

O Analog

PD 150R

Shall also be terminated on the carrier with 150Ω resistor to ground close to VGA connector

VGA_BLU B92 Blue for monitor.

Analog DAC output, designed to drive a 37.5-Ohm equivalent load.

VGA_HSYNC B93 Horizontal sync output to VGA monitor O 3.3V

VGA_VSYNC B94 Vertical sync output to VGA monitor O 3.3V

VGA_I2C_CK B95 DDC clock line (I²C port dedicated to identify VGA

monitor capabilities)

VGA_I2C_DAT B96 DDC data line. I/O OD 3.3V PU 2k2

O Analog

I/O OD 3.3V PU 2k2

PD 150R

3.3V

Shall also be terminated on the carrier with 150Ω resistor to ground close to VGA connector

Page 16 Express-HL2

3.3.3 LVDS

Signal Pin # Description I/O PU/PD Comment

LVDS_A0+ LVDS_A0- LVDS_A1+ LVDS_A1- LVDS_A2+ LVDS_A2- LVDS_A3+ LVDS_A3-

LVDS_A_CK+ LVDS_A_CK-

LVDS_B0+ LVDS_B0- LVDS_B1+ LVDS_B1- LVDS_B2+ LVDS_B2- LVDS_B3+ LVDS_B3-

LVDS_B_CK+ LVDS_B_CK-

LVDS_VDD_EN A77 LVDS panel power enable O 3.3V

LVDS_BKLT_EN B79 LVDS panel backlight enable O 3.3V

LVDS_BKLT_CTRL B83 LVDS panel backlight brightness control O 3.3V PD 100K

A71 A72 A73 A74 A75 A76 A78 A79

A81 A82

B71 B72 B73 B74 B75 B76 B77 B78

B81 B82

LVDS Channel A differential pairs O LVDS

LVDS Channel A differential clock O LVDS

LVDS Channel B differential pairs O LVDS

LVDS Channel B differential clock O LVDS

Realtek ePD to LVDS requirement

LVDS_I2C_CK A83 DDC lines used for flat panel detection and control. O 3.3V PU 2k2 3.3V

LVDS_I2C_DAT A84 DDC lines used for flat panel detection and control. I/O 3.3V PU 2k2 3.3V

3.3.4 Gigabit Ethernet

Gigabit Ethernet Pin # Description I/O PU/PD Comment

GBE0_MDI0+ GBE0_MDI0- GBE0_MDI1+ GBE0_MDI1- GBE0_MDI2+ GBE0_MDI2- GBE0_MDI3+ GBE0_MDI3-

GBE0_ACT# B2 Gigabit Ethernet Controller 0 activity indicator, active low. O 3.3VSB PU 10k

GBE0_LINK# A8 Gigabit Ethernet Controller 0 link indicator, active low. O 3.3VSB

GBE0_LINK100# A4 Gigabit Ethernet Controller 0 100Mbit/sec link indicator, active low. O 3.3VSB

GBE0_LINK1000# A5 Gigabit Ethernet Controller 0 1000Mbit/sec link indicator, active low. O 3.3VSB

GBE0_CTREF A14 Reference voltage for Carrier Board Ethernet channel 1 and 2 magnetics

A13 A12 A10 A9 A7 A6 A3 A2

Gigabit Ethernet Controller 0: Media Dependent Interface Differential Pairs 0, 1, 2, 3. The MDI can operate in 1000, 100, and 10Mbit/sec modes. Some pairs are unused in some modes according to the following:

1000BASE-T 100BASE-TX 10BASE-T MDI[0]+/- B1_DA+/- TX+/- TX+/- MDI[1]+/- B1_DB+/- RX+/- RX+/- MDI[2]+/- B1_DC+/MDI[3]+/- B1_DD+/-

center tap. The reference voltage is determined by the requirements of the Module PHY and may be as low as 0V and as high as 3.3V. The reference voltage output shall be current limited on the Module. In the case in which the reference is shorted to ground, the current shall be 250 mA or less.

I/O Analog Twisted pair

signals for external transformer.

3.3VSB

GND min

3.3V max

Express-HL2 Page 17

3.3.5 Serial ATA

Signal Pin # Description I/O PU/PD Comment

SATA0_TX+ SATA0_TX-

SATA0_RX+ SATA0_RX-

SATA1_TX+* SATA1_TX-*

SATA1_RX+* SATA1_RX-*

SATA2_TX+ SATA2_TX-

SATA2_RX+ SATA2_RX-

SATA3_TX+ SATA3_TX-

SATA3_RX+ SATA3_RX-

(S)ATA_ACT# A28 ATA (parallel and serial) or SAS activity indicator, active low. O 3.3V

A16

Serial ATA channel 0, Transmit Output differential pair. O SATA AC coupled on Module

A17

A19

Serial ATA channel 0, Receive Input differential pair. I SATA AC coupled on Module

A20

B16

Serial ATA channel 1, Transmit Output differential pair. O SATA AC coupled on Module

B17

B19

Serial ATA channel 1, Receive Input differential pair. I SATA AC coupled on Module

B20

A22

Serial ATA channel 2, Transmit Output differential pair. O SATA AC coupled on Module

A23

A25

Serial ATA channel 2, Receive Input differential pair. I SATA AC coupled on Module

A26

B22

Serial ATA channel 3, Transmit Output differential pair. O SATA AC coupled on Module

B23

B25

Serial ATA channel 3, Receive Input differential pair. I SATA AC coupled on Module

B26

*Note: SATA1 port not supported by HM86 chipset.

Page 18 Express-HL2

3.3.6 PCI Express

Signal Pin # Description I/O PU/PD Comment

PCIE_TX0+ PCIE_TX0-

PCIE_RX0+ PCIE_RX0-

PCIE_TX1+ PCIE_TX1-

PCIE_RX1+ PCIE_RX1-

PCIE_TX2+ PCIE_TX2-

PCIE_RX2+ PCIE_RX2-

PCIE_TX3+ PCIE_TX3-

PCIE_RX3+ PCIE_RX3-

PCIE_TX4+ PCIE_TX4-

PCIE_RX4+ PCIE_RX4-

PCIE_TX5+ PCIE_TX5-

A68 A69

B68 B69

A64 A65

B64 B65

A61 A62

B61 B62

A58 A59

B58 B59

A55 A56

B55 B56

A52 A53

PCI Express channel 0, Transmit Output differential pair.

PCI Express channel 0, Receive Input differential pair.

PCI Express channel 1, Transmit Output differential pair.

PCI Express channel 1, Receive Input differential pair.

PCI Express channel 2, Transmit Output differential pair.

PCI Express channel 2, Receive Input differential pair.

PCI Express channel 3, Transmit Output differential pair.

PCI Express channel 3, Receive Input differential pair.

PCI Express channel 4, Transmit Output differential pair.

PCI Express channel 4, Receive Input differential pair.

PCI Express channel 5, Transmit Output differential pair.

O PCIE AC coupled on Module

I PCIE AC coupled off Module

O PCIE AC coupled on Module

I PCIE AC coupled off Module

O PCIE AC coupled on Module

I PCIE AC coupled off Module

O PCIE AC coupled on Module

I PCIE AC coupled off Module

O PCIE AC coupled on Module

I PCIE AC coupled off Module

O PCIE AC coupled on Module

PCIE_RX5+ PCIE_RX5-

PCIE_CLK_REF+ PCIE_CLK_REF-

B52 B53

A88 A89

PCI Express channel 5, Receive Input differential pair.

PCI Express Reference Clock output for all PCI Express and PCI Express Graphics Lanes.

I PCIE AC coupled off Module

O PCIE

3.3.7 Express Card

Signal Pin # Description I/O PU/PD Comment

EXCD0_CPPE# EXCD1_CPPE#

EXCD0_PERST# EXCD1_PERST#

A49 B48

A48 B47

PCI ExpressCard: PCI Express capable card request I 3.3V PU 10k 3.3V

PCI ExpressCard: reset O 3.3V

3.3.8 LPC Bus

Signal Pin # Description I/O PU/PD Comment

LPC_AD[0:3] B4-B7 LPC multiplexed address, command and data bus I/O 3.3V

LPC_FRAME# B3 LPC frame indicates the start of an LPC cycle O 3.3V

LPC_DRQ0# LPC_DRQ1#

B8 B9

LPC serial DMA request I 3.3V

LPC_SERIRQ A50 LPC serial interrupt I/O OD 3.3V PU 8k2 3.3V

LPC_CLK B10 LPC clock output - 33MHz nominal O 3.3V

Express-HL2 Page 19

3.3.9 USB

Signal Pin # Description I/O PU/PD Comment

USB0+ USB0-

USB1+ USB1-

USB2+ USB2-

USB3+ USB3-

USB4+ USB4-

USB5+ USB5-

USB6+ USB6-

USB7+ USB7-

USB_0_1_OC# B44 USB over-current sense, USB ports 0 and 1. A pull-up

A46

USB differential data pairs for Port 0 I/O 3.3VSB USB 1.1/ 2.0 compliant

A45

B46

USB differential data pairs for Port 1 I/O 3.3VSB USB 1.1/ 2.0 compliant

B45

A43

USB differential data pairs for Port 1 I/O 3.3VSB USB 1.1/ 2.0 compliant

A42

B43

USB differential data pairs for Port 2 I/O 3.3VSB USB 1.1/ 2.0 compliant

B42

A40

USB differential data pairs for Port 3 I/O 3.3VSB USB 1.1/ 2.0 compliant

A39

B40

USB differential data pairs for Port 4 I/O 3.3VSB USB 1.1/ 2.0 compliant

B39

A37

USB differential data pairs for Port 5 I/O 3.3VSB USB 1.1/ 2.0 compliant

A36

B37

USB differential data pairs for Port 6 I/O 3.3VSB USB 1.1/ 2.0 compliant

B37

for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.

I 3.3VSB PU 10k 3.3VSB Do not pull high on carrier

USB_2_3_OC# A44 USB over-current sense, USB ports 2 and 3. A pull-up

for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low. .

USB_4_5_OC# B38 USB over-current sense, USB ports 4 and 5. A pull-up

for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.

USB_6_7_OC# A38 USB over-current sense, USB ports 6 and 7. A pull-up

for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.

I 3.3VSB PU 10k 3.3VSB Do not pull high on carrier

Page 20 Express-HL2

3.3.10 USB Root Segmentation

Express-HL2 Page 21

3.3.11 SPI (BIOS only)

Signal Pin # Description I/O PU/PD Comment

SPI_CS# B97 Chip select for Carrier Board SPI BIOS Flash. O 3.3VSB

SPI_MISO A92 Data in to module from carrier board SPI BIOS flash. I 3.3VSB

SPI_MOSI A95 Data out from module to carrier board SPI BIOS flash. O 3.3VSB

SPI_CLK A94 Clock from module to carrier board SPI BIOS flash. O 3.3VSB

SPI_POWER A91 Power supply for Carrier Board SPI – sourced from Module –

nominally 3.3V. The Module shall provide a minimum of 100mA on SPI_POWER. Carriers shall use less than 100mA of SPI_POWER. SPI_POWER shall only be used to power SPI devices on the Carrier

BIOS_DIS0# A34 Selection strap to determine the BIOS boot device. I PU 10K 3.3V Carrier shall pull to GND or

BIOS_DIS1# B88 Selection strap to determine the BIOS boot device. I PU 10K 3.3V Carrier shall pull to GND or

O P 3.3VSB

leave no- connect.

leave no- connect

3.3.12 Miscellaneous

Signal Pin # Description I/O PU/PD Comment

SPKR B32 Output for audio enunciator, the “speaker” in PC-AT

systems

WDT B27 Output indicating that a watchdog time-out event has

occurred.

THRM# B35 Input from off-module temp sensor indicating an over-

temp situation.

THERMTRIP# A35 Active low output indicating that the CPU has entered

thermal shutdown.

O 3.3V

I 3.3V

O 3.3V PU 330 3.3V

FAN_PWMOUT B101 Fan speed control. Uses the Pulse Width Modulation

(PWM) technique to control the fan’s RPM.

FAN_TACHIN11 B102 Fan tachometer input for a fan with a two pulse output. I OD 3.3V PU 10k 3.3V

TPM_PP11 C83 Trusted Platform Module (TPM) Physical Presence pin.

Active high. TPM chip has an internal pull down. This signal is used to indicate Physical Presence to the TPM.

O OD 3.3V

I 3.3V

PD 10k 3.3V

PD is only placed when TPM is installed on module

3.3.13 SMBus

Signal Pin # Description I/O PU/PD Comment

SMB_CK B13 System Management Bus bidirectional clock line. Power

sourced through 5V standby rail and main power rails.

SMB_DAT# B14 System Management Bus bidirectional data line. Power

sourced through 5V standby rail and main power rails.

SMB_ALERT# B15 System Management Bus Alert – active low input can be

used to generate an SMI# (System Management Interrupt) or to wake the system. Power sourced through 5V standby rail and main power rails.

Page 22 Express-HL2

I/O OD

3.3VSB

I/O OD

3.3VSB

I 3.3VSB PU 10k

PU 2k2

3.3VSB

PU 2k2

3.3VSB

3.3.14 I2C Bus

Signal Pin # Description I/O PU/PD Comment

I2C_CK B33 General purpose I²C port clock output/input I/O OD 3.3VSB PU 2k2 3.3VSB

I2C_DAT B34 General purpose I²C port data I/O line I/O OD 3.3VSB PU 2k2 3.3VSB

3.3.15 General Purpose I/O (GPIO)

Signal Pin # Description I/O PU/PD Comment

GPO[0] A93 General purpose output pins. O 3.3V PU 10K 3.3V After hardware RESET

output low

GPO[1] B54 General purpose output pins. O 3.3V PU 10K 3.3V After hardware RESET

output low

GPO[2] B57 General purpose output pins. O 3.3V PU 10K 3.3V After hardware RESET

output low

GPO[3] B63 General purpose output pins. O 3.3V PU 10K 3.3V After hardware RESET

GPI[0] A54 General purpose input pins.

Pulled high internally on the module.

GPI[1] A63 General purpose input pins.

Pulled high internally on the module.

GPI[2] A67 General purpose input pins.

Pulled high internally on the module.

GPI[3] A85 General purpose input pins.

Pulled high internally on the module.

output low

I 3.3V PU 10K 3.3V

3.3.16 Serial Interface Signals

Signal Pin # Description I/O PU/PD Comment

SER0_TX A98 General purpose serial port transmitter (TTL level output) O CMOS Power rail tolerance 5V /

12V

SER0_RX A99 General purpose serial port receiver (TTL level input) I CMOS Power rail tolerance 5V /

12V

SER1_TX A101 General purpose serial port transmitter (TTL level output) O CMOS Power rail tolerance 5V /

12V

SER1_RX A102 General purpose serial port receiver (TTL level input) I CMOS Power rail tolerance 5V /

12V

Express-HL2 Page 23

3.3.17 Power and System Management

Signal Pin # Description I/O PU/PD Comment

PWRBTN# B12 Power button to bring system out of S5 (soft off), active on falling edge. I 3.3VSB PU 10k

3.3VSB

SYS_RESET# B49 Reset button input. Active low request for module to reset and reboot. May

be falling edge sensitive. For situations when SYS_RESET# is not able to reestablish control of the system, PWR_OK or a power cycle may be used.

CB_RESET# B50 Reset output from module to Carrier Board. Active low. Issued by module

chipset and may result from a low SYS_RESET# input, a low PWR_OK input, a VCC_12V power input that falls below the minimum specification, a watchdog timeout, or may be initiated by the module software.

PWR_OK B24 Power OK from main power supply. A high value indicates that the power is

good. This signal can be used to hold off Module startup to allow carrier based FPGAs or other configurable devices time to be programmed.

SUS_STAT# B18 Indicates imminent suspend operation; used to notify LPC devices. O 3.3VSB

SUS_S3# A15 Indicates system is in Suspend to RAM state. Active-low output. An inverted

copy of SUS_S3# on the carrier board (also known as “PS_ON”) may be used to enable the non-standby power on a typical ATX power supply.

SUS_S4# A18 Indicates system is in Suspend to Disk state. Active low output. O 3.3VSB

SUS_S5# A24 Indicates system is in Soft Off state. O 3.3VSB

WAKE0# B66 PCI Express wake up signal. I 3.3VSB PU 10k

WAKE1# B67 General purpose wake up signal. May be used to implement wake-up on

PS/2 keyboard or mouse activity.

I 3.3VSB PU 10k

3.3VSB

O 3.3VSB

I 3.3V PU 100k

3.3VSB

O 3.3VSB

3.3VSB

I 3.3VSB PU 10k

3.3VSB

BATLOW# A27 Battery low input. This signal may be driven low by external circuitry to

signal that the system battery is low, or may be used to signal some other external power-management event.

LID# LID button. Low active signal used by the ACPI operating system for a LID

switch.

SLEEP# Sleep button. Low active signal used by the ACPI operating system to bring

the system to sleep state or to wake it up again.

I 3.3VSB PU 10k

3.3VSB

I OD

3.3VSB

I OD

3.3VSB

PU 10k

3.3VSB

PU 10K

3.3VSB

3.3.18 Power and Ground

Signal Pin # Description I/O PU/PD Comment

VCC_12V A104-A109

B104-B109

VCC_5V_SBY B84-B87 Standby power input: +5.0V nominal. If VCC5_SBY is used, all

VCC_RTC A47 Real-time clock circuit-power input. Nominally +3.0V. P

GND A1, A11, A21, A31,

A41, A51, A57, A66, A80, A90, A96, A100, A110, B1, B11, B21 ,B31, B41, B51, B60, B70, B80, B90, B100, B110

Primary power input: +12V nominal (8.5 ~ 20V wide input). All available VCC_12V pins on the connector(s) shall be used.

available VCC_5V_SBY pins on the connector(s) shall be used. Only used for standby and suspend functions. May be left unconnected if these functions are not used in the system design.

Ground - DC power and signal and AC signal return path. P

P 8.5V ~20V

P 5Vsb ±5%

Page 24 Express-HL2

3.4 CD Signal Descriptions

3.4.1 PATA IDE

Signal Pin # Description I/O PU/PD Comment

Bidirectional data to / from IDE device. I/O 3.3V

IDE_D0 IDE_D1 IDE_D2 IDE_D3 IDE_D4 IDE_D5 IDE_D6 IDE_D7 IDE_D8 IDE_D9 IDE_D10 IDE_D11 IDE_D12 IDE_D13 IDE_D14 IDE_D15

IDE_A0 D13 Address lines to IDE device. O 3.3V

IDE_A1 D14 Address lines to IDE device. O 3.3V

IDE_A2 D15 Address lines to IDE device. O 3.3V

IDE_IOW# D9 I/O write line to IDE device. Data latched on trailing (rising) edge. O 3.3V

IDE_IOR# C14 I/O read line to IDE device. O 3.3V

IDE_REQ D8 IDE Device DMA Request. It is asserted by the IDE device to request a

IDE_ACK# D10 IDE Device DMA Acknowledge. O 3.3V

IDE_CS1# D16 IDE Device Chip Select for 1F0h to 1FFh range. O 3.3V

IDE_CS3# D17 IDE Device Chip Select for 3F0h to 3FFh range. O 3.3V

IDE_IORDY C13 IDE device I/O ready input. Pulled low by the IDE device to extend the

IDE_RESET# D18 Reset output to IDE device, active low. O 3.3V

IDE_IRQ D12 Interrupt request from IDE device. I 3.3V PD 10k

IDE_CBLID# D77 Input from off-module hardware indicating the type of IDE cable being

D7 C10 C8 C4 D6 D2 C3 C2 C6 C7 D3 D4 D5 C9 C12 C5

I 3.3V

data transfer.

I 3.3V PU 4k7 3.3V

cycle.

shall

I 3.3V used. High indicates a 40-pin cable used for legacy IDE modes. Low indicates that an 80-pin cable with interleaved grounds is used. Such a cable is required for Ultra-DMA 66, 100 and 133 modes.

3.4.2 PCI

Signal Pin # Description I/O PU/PD Comment

PCI_AD0 PCI_AD1 PCI_AD2 PCI_AD3 PCI_AD4 PCI_AD5 PCI_AD6 PCI_AD7 PCI_AD8 PCI_AD9 PCI_AD10 PCI_AD11 PCI_AD12

Express-HL2 Page 25

C24 D22 C25 D23 C26 D24 C27 D25 C28 D27 C29 D28 C30

PCI bus multiplexed address and data lines I/O 3.3V

Signal Pin # Description I/O PU/PD Comment

PCI_AD13 PCI_AD14 PCI_AD15 PCI_AD16 PCI_AD17 PCI_AD18 PCI_AD19 PCI_AD20 PCI_AD21 PCI_AD22 PCI_AD23 PCI_AD24 PCI_AD25 PCI_AD26 PCI_AD27 PCI_AD28 PCI_AD29 PCI_AD30 PCI_AD31

D29 C32 D30 D37 C39 D38 C40 D39 C42 D40 C43 D42 C45 D43 C46 D44 C47 D45 C48

PCI_C/BE0# PCI_C/BE1# PCI_C/BE2# PCI_C/BE3#

PCI_DEVSEL# C36 PCI bus Device Select, active low. I/O 3.3V PU 8k2

PCI_FRAME# D36 PCI bus Frame control line, active low. I/O 3.3V PU 8k2

PCI_IRDY# C37 PCI bus Initiator Ready control line, active low. I/O 3.3V PU 8k2

PCI_TRDY# D35 PCI bus Target Ready control line, active low. I/O 3.3V PU 8k2

PCI_STOP# D34 PCI bus STOP control line, active low, driven by cycle initiator. I/O 3.3V PU 8k2

PCI_PAR D32 PCI bus parity I/O 3.3V

PCI_PERR# C34 Parity Error:

PCI_REQ0# PCI_REQ1# PCI_REQ2# PCI_REQ3#

D26 C33 C38 C44

C22 C19 C17 D20

PCI bus byte enable lines, active low I/O 3.3V

3.3V

I/O 3.3V PU 8k2

An external PCI device drives PERR# when it receives data that has a parity error.

PCI bus master request input lines, active low. I 3.3V PU 8k2

3.3V

PCI_GNT0# PCI_GNT1# PCI_GNT2# PCI_GNT3#

PCI_RESET# C23 PCI Reset output, active low. O 3.3V

PCI_LOCK# C35 PCI Lock control line, active low. I/O 3.3V PU 8k2

PCI_SERR# D33 System Error: SERR# may be pulsed active by any PCI device

PCI_PME# C15 PCI Power Management Event: PCI peripherals drive PME# to

PCI_CLKRUN# D48 Bidirectional pin used to support PCI clock run protocol for mobile

PCI_IRQA# C49 PCI interrupt request lines I 3.3V PU 8k2

C20 C18 C16 D19

PCI bus master grant output lines, active low. O 3.3V PCI_GNT[0..3]# are boot

strap signals

3.3V

that detects a system error condition.

wake system from low-power states S1–S5.

systems.

I/O 3.3V PU 8k2

3.3V

I 3.3VSB

I/O 3.3V PU 10k

3.3V

Page 26 Express-HL2

Signal Pin # Description I/O PU/PD Comment

PCI_IRQB# PCI_IRQC# PCI_IRQD#

PCI_CLK D50 PCI 33MHz clock output O 3.3V

C50 D46 D47

3.3V

3.4.3 Module Type Definition

Signal Pin # Description I/O Comment

TYPE0# TYPE1# TYPE2#

C54 C57 D57

The TYPE pins indicate to the Carrier Board the Pin-out Type that is implemented on the module. The pins are tied on the module to either ground (GND) or are noconnects (NC). For Pinout Type 1, these pins are don’t care (X).

TYPE2# TYPE1# TYPE0#

X X X Pinout Type 1

NC NC NC Pinout Type 2

NC NC GND Pinout Type 3 (no IDE) NC GND NC Pinout Type 4 (no PCI) NC GND GND Pinout Type 5 (no IDE, no PCI) GND NC NC Pinout Type 6 (no IDE, no PCI)

The Carrier Board should implement combinatorial logic that monitors the module TYPE pins and keeps power off (e.g deactivates the ATX_ON signal for an ATX power supply) if an incompatible module pin-out type is detected. The Carrier Board logic may also implement a fault indicator such as an LED.

Type 2

3.4.4 Power and Ground

Signal Pin # Description I/O PU/PD Comment

VCC_12V C104-C109

D104-D109

GND C1, C11, C21, C31, C41,

C51, C60, C70, C76, C80, C84, C87, C90, C93, C96, C100, C103, C110, D1, D11, D21, D31, D41, D51, D60, D67, D70, D76, D80, D84, D87, D90, D93, D96, D100, D103, D110

Primary power input: +12V nominal (wide range 5 ~ 20V). All available VCC_12V pins on the connector(s) shall be used

Ground - DC power and signal and AC signal return path. All available GND connector pins shall be used and tied to carrier

board GND plane.

P 8.5~20 V

Express-HL2 Page 27

4 Connector Pinouts on Module

This chapter describes connectors and pinouts, LEDs and switches that are used on the module but are not included in the PICMG standard specification

¾ Connector and LED Locations

LED1

LED2

LED3

Page 28 Express-HL2

4.1 40-pin Debug Connector

¾ FPC Connector Type: FCI 59GF Flex 10042867 ¾ Pin Orientation

¾ Express-HL2 and the Debug Module

Express-HL2 Page 29

¾ 40-pin Debug Connector Pin Definition on the COM Express Module

Pin Interface Signal Remark Pin Interface Signal Remark

SPI

1 VCC_SPI_IN SPI Power Input from flash tool

Program interface

2 GND 22 RXD6

3 SPI_BIOS_CS0# 23 FUMD0

4 SPI_BIOS_CS1# 24 RESET_IN#

5 SPI_BIOS_MISO 25 DATA

6 SPI_BIOS_MOSI 26 CLK

8 3V3_LPC System power 3.3V provide from

LPC Bus

9 GND 29 PWRBTN#

10 BIOS_DIS0 30 SYS_RESET#

11 RST# 31 CB_RESET#

12 CLK33_LPC 32 CB_PWROK

13 LPC_FRAME# 33 SUS_S3#

SPI_BIOS_CLK 27 OCD0A Include a jumper to connect

to module. HW need add MOS FET to switch SPI power for SPI ROM

COM module

21 TXD6

BMC Program interface (continued)

OCD0A via 1K0 pull-up to

3.3V_BMC

OCD0B Include a jumper to connect

OCD0A via 1K0 pull-up to

3.3V_BMC

Test points

14 LPC_AD3 34 SUS_S4#

15 LPC_AD2 35

16 LPC_AD1 always power 3.3V provide from

COM module

BMC

Program interface

19 3.3V_BMC always power 3.3V provide from

LPC_AD0 37 SEL_BIOS Connect to Jumper for

3.3V_BMC always power 3.3V provide from COM module

COM module

GND 40 Reserved

36 POSTWDT_DIS# Connect to Jumper for

38 BIOS_MODE Connect to Jumper for

BMC Debug signals

SUS_S5#

Debug

BMC_STATUS

Note: The pin description on the debug module is the inverse of that on the COM Express module.

Page 30 Express-HL2

4.2 Status LEDs

To facilitate easier maintenance, status LEDs are mounted on the board.

¾ LED Descriptions

Name Color Connection Function

LED1 Blue BMC output Power Sequence Status Code (BMC)

Power Changes, RESET

(see 5.1.4 Exception Codes below)

LED2 Green Power Source 3Vcc S0 LED ON

S3/S4/S5 LED OFF ECO mode LED OFF

LED3 Red BMC output

and same signal as WDT (B27) on BtB connector

Module power up WD LED = LED OFF Watchdog counting WD LED = LED OFF Watchdog timed out WD LED = LED ON Watchdog RESET WD LED = LED ON Rebooted after WD RESET WD LED = LED ON Rebooted after PWRBTN WD LED = LED ON Rebooted after RESET BTN WD LED = LED OFF

Note: only a RESET not initiated by the BMC can clear the WD LED (user action)

Express-HL2 Page 31

4.3 XDP Debug header

The debug port is a connection into a target-system environment that provides access to JTAG, run control, system control, and observation resources. The XDP target system connector is a Samtec™ 60-pin BSH-030-01 series connector.

Pin XDP Signal Target Signal I/O Device Pin XDP Signal Target Signal I/O Device

1 GND GND NA 2 GND GND NA

3 OBSFN_A0 PREQ# I/O processor 4 OBSFN_C0 CFG[17]2 I processor

5 OBSFN_A1 PRDY# I/O processor 6 OBSFN_C1 CFG[16]2 I processor

7 GND GND NA 8 GND GND NA

9 OBSDATA_A0 CFG[0]2 I/O processor 10 OBSDATA_C0 CFG[8]2 I/O processor

11 OBSDATA_A1 CFG[1]2 I/O processor 12 OBSDATA_C1 CFG[9]2 I/O processor

13 GND GND NA 14 GND GND NA

15 OBSDATA_A2 CFG[2]2 I/O processor 16 OBSDATA_C2 CFG[10]2 I/O processor

17 OBSDATA_A3 CFG[3]2 I/O processor 18 OBSDATA_C3 CFG[11]2 I/O processor

19 GND GND NA 20 GND GND NA

21 OBSFN_B0 BPM#[0]1 I/O processor 22 OBSFN_D0 CFG[19]2 I/O processor

23 OBSFN_B1 BPM#[1]1 I/O processor 24 OBSFN_D1 CFG[18]2 I/O processor

25 GND GND NA 26 GND GND NA

27 OBSDATA_B0 CFG[4]2 I/O processor 28 OBSDATA_D0 CFG[12]2 I processor

29 OBSDATA_B1 CFG[5]2 I/O processor 30 OBSDATA_D1 CFG[13]2 I processor

31 GND GND NA 32 GND GND NA

33 OBSDATA_B2 CFG[6]2 I/O processor 34 OBSDATA_D2 CFG[14]2 I/O processor

35 OBSDATA_B3 CFG[7]2 I/O processor 36 OBSDATA_D3 CFG[15]2 I/O processor

37 GND GND NA 38 GND GND NA

39 HOOK0 PWRGOOD I system 40 ITPCLK/HOOK4 Open NA

41 HOOK11 BP_PWRGD_RST# O system 42 ITPCLK#/HOOK5 Open NA

43 VCC_OBS_AB VCCIO_OUT I system 44 VCC_OBS_CD VCCIO_OUT I system

45 HOOK2 PWR_DEBUG O processor 46 HOOK6/RESET# PLTRSTIN# I system

47 HOOK3 PCH_SYS_PWROK O system 48 HOOK7/DBR# DBR# O system

49 GND GND NA 50 GND GND NA

51 SDA1 SDA I/O system 52 TDO TDO I processor

53 SCL1 SCL I/O system 54 TRSTn TRST# O processor

55 TCK1 Open NA 56 TDI TDI O processor

57 TCK0 TCK O processor 58 TMS TMS O processor

59 GND GND NA 60 GND G ND (or XDP_

PRESENT# if required)

Notes:

1. These signals are optional, can be left as OPEN/No-Connect if debug by Intel is not needed.

2. These CFG signals can be left as Open/No Connect if not used as a strapping signal and top side probe will be used to debug processor.

Refer to the "Shark Bay and Denlow Platforms Debug Port Design Guide (DPDG)", Document Number: 479493, Revision: 1.2

Page 32 Express-HL2

4.4 Fan Connector

¾ Connector Type: JVE 24W1125A-04M00 ¾ Pin Assignment

Name Signal Description

1 BMC_FAN_OUT FAN_PWMOUT

2 BMC_FAN_PWM_IN FAN_TACHIN

3 GND Ground

4 P5V_S 5V

4.5 BIOS Setup Defaults Reset Button

To perform a hardware reset of BIOS default settings, perform the following steps:

1. Shut down the system.

2. Press the BIOS Setup Defaults RESET Button continuously and boot up the system. You can release the button when the BIOS

prompt screen appears

3. The BIOS prompt screen will display a confirmation that BIOS defaults have been reset and request that you reboot the system.

Express-HL2 Page 33

4.6 Express-HL2 Switch Settings

4.6.1 Switch Locations

Page 34 Express-HL2

4.6.2 SW1: PCI Express Configuration Switch

Switch SW1 allows you to configure the PCI Express x16 lanes from the CPU as 1 PCIe x16, 2 PCIe x8, or 1 PCIe x8 + 2 PCIe x4.

Mode Pin 1 Pin 2

1x PCIe x16 (default) Off Off

2x PCIe x8 On Off

1x PCIe x8 + 2x PCIe x4 On On

Reserved Off On

4.6.3 SW4: LVDS Panel Configuration Switch

Switch SW4 allows you to set the LVDS panel mode to 18-bit or 24-bit.

Mode Pin 2

18 bit LVDS panel mode (default) Off

24 bit LVDS panel mode On

4.6.4 SW3: BIOS Select and Mode Configuration Switch

Module has two BIOS chips and BIOS operation can be configured to "PICMG" and "Failsafe" modes using SW3, Pin 2.

Setting the module to PICMG mode will configure the BIOS chips on the module as SPI0 and SPI1. In PICMG mode, a BIOS chip CANNOT be placed in SPI0 on the carrier.

In dual-BIOS Failsafe mode, both BIOS chips on the module are configured as SPI1. Only one of the two is connected to the SPI bus at any given time. In case of BIOS failure of the primary SPI1 BIOS, the system will reboot and switch to the secondary SPI1 BIOS on the module. In Failsafe mode, it is allowed to also have an SPI0 BIOS on the carrier.

In both modes, strapping can select whether to boot from SPI0 or SPI1 (SW3 Pin 1).

Mode Pin 1 Pin 2

Boot from SPI0 (Default) On —

Boot from SPI1 Off —

Set BIOS to PICMG mode — On

Set BIOS to Failsafe BIOS mode (Default) — Off

Express-HL2 Page 35

4.7 PCIe x16-to-two-x8 Adapter Card

The Express-HL can be used with the PCIe x16-to-two-x8 Adapter Card on the Express-BASE6 Reference Carrier to support bifurbication of the CPU's PEG interface (PCIe x16). The card reroutes the PCIe x16 to two x8 and allows testing of two independent PCIe add-on cards with x8/x4/x2/x1 width. To use the card, set SW1 to "2 x8 PCI Express" as above.

PCIex16-to-two-x8 Adapter Card

(Model: P16TO28, Part No.: 91-79301-0010)

Page 36 Express-HL2

5 Smart Embedded Management Agent (SEMA)

The onboard microcontroller (BMC) implements power sequencing and Smart Embedded Management Agent (SEMA) functionality. The microcontroller communicates via the System Management Bus with the CPU/chipset. The following functions are implemented:

• Total operating hours counter. Counts the number of hours the module has been run in minutes.

• On-time minutes counter. Counts the seconds since last system start.

• Temperature monitoring of CPU and board temperature. Minimum and maximum temperature values of CPU and board are stored

in flash.

• Power cycles counter

• Boot counter. Counts the number of boot attempts.

• Watchdog Timer (Type-II). Set / Reset / Disable Watchdog Timer. Features auto-reload at power-up.

• System Restart Cause. Power loss / BIOS Fail / Watchdog / Internal Reset / External Reset

• Fail-safe BIOS support. In case of a boot failure, hardware signals tell external logic to boot from fail-safe BIOS.

• Flash area. 1kB Flash area for customer data

• 128 Bytes Protected Flash area. Keys, IDs, etc. can be stored in a write- and clear-protectable region.

• Board Identify. Vendor / Board / Serial number / Production Date

• Main-current & voltage. Monitors drawn current and main voltages

For a detailed description of SEMA features and functionality, please refer to SEMA Technical Manual and SEMA Software Manual,

downloadable at:

http://www.adlinktech.com/sema/.

Express-HL2 Page 37

5.1 Board Specific SEMA Functions

5.1.1 Voltages

The BMC of the Express-HL2 implements a voltage monitor and samples several onboard voltages. The voltages can be read by calling the SEMA function “Get Voltages”. The function returns a 16-bit value divided into high-byte (MSB) and low-byte (LSB).

ADC Channel Voltage Name Voltage Formula [V]

0 --- ---

1 +V3.3S (MSB<<8 + LSB) x 1.100 x 3.3 / 1024

2 +V1.05S (MSB<<8 + LSB) x 3.3 / 1024

3 +V3.3A (MSB<<8 + LSB) x 1.100 x 3.3 / 1024

4 +VDDQ (V1.35 ~ V1.5) (MSB<<8 + LSB) x 3.3 / 1024

5 +V5A_DUAL (MSB<<8 + LSB) x 1.833 x 3.3 / 1024

6 +VIN (MSB<<8 + LSB) x 6.000 x 3.3 / 1024

7 (MAIN CURRENT) Use Main Current Function

5.1.2 Main Current

The BMC of the Express-HL2 implements a current monitor. The current can be read by calling the SEMA function “Get Main Current”. The function returns four 16-bit values divided in high-byte (MSB) and low-byte (LSB). These 4 values represent the last 4 currents drawn by the board. The values are sampled every 250ms. The order of the 4 values is NOT in chronological order. Access by the BMC may increase the drawn current of the whole system. In this case, there are still 3 samples not influenced by the read access.

Main Current = (MSB_n<<8 + LSB_n) x 8.06mA

5.1.3 BMC Status

This register shows the status of BMC controlled signals on the Express-HL2.

Status Bit Signal

0 WDT_OUT

1 LVDS_VDDEN

2 LVDS_BKLTEN

3 BIOS_MODE

4 POSTWDT_DISn

5 SEL_BIOS

6 BIOS_DIS0n

7 BIOS_DIS1n

Page 38 Express-HL2

5.1.4 Excep tion Codes

In case of an error, the BMC drives a blinking code on the blue Status LED (LED1). The same error code is also reported by the BMC Flags register. The Exception Code is not stored in the Flash Storage and is cleared when the power is removed. Therefore, a “Clear Exception Code” command is not needed or supported.

Exception Code Error Message

0 NOERROR

2 NO_SUSCLK

3 NO_SLP_S5

4 NO_SLP_S4

5 NO_SLP_S3

6 BIOS_FAIL

7 RESET_FAIL

8 POWER_FAIL

9 LOW_VIN

11 VCORE

12 +P1V05_S

13 +P3V3_A

14 +VDDQ

15 +P5V_A

16 +P12V

18 CRITICAL_TEMP

19 NO_CB_PWROK

20 NO_SYS_GD

22 NO_XDP_PIN47

5.1.5 BMC Flags

The BMC Flags register returns the last detected Exception Code since power-up and shows the BIOS in use and the power mode.

Bit Description

[ 0 ~ 4 ] Exception Code

[ 6 ] 0 = AT mode

1 = ATX mode

[ 7 ] 0 = Standard BIOS

1 = Fail-safe BIOS.

Express-HL2 Page 39

6 System Resources

6.1 System Memory Map

Address Range (decimal) Address Range (hex) Size Description

(4GB-2MB) FFE00000 – FFFFFFFF 2 MB High BIOS Area

(4GB-18MB) – (4GB-17MB-1) FEE00000 – FEEFFFFF 1 MB MSI Interrupts

(4GB-20MB) – (4GB-19MB-1) FEC00000 – FECFFFFF 1 MB APIC Configuration Space

15MB – 16MB F00000 – FFFFFF 1 MB ISA Hole

1MB -15MB 100000 - EFFFFF 14MB Main Memory

0K –1MB 00000 – FFFFFF 1MB DOS Compatibility Memory

6.2 Direct Memory Access Channels

Channel Number Data Width System Resource

0 8-bits Generic

1 8-bits Generic

2 8-bits Generic

3 8-bits Generic

4 Reserved - cascade channel

5 16-bits Generic

6 16-bits Generic

7 16-bits Generic

Page 40 Express-HL2

6.3 I/O Map

Hex Range Device

000-01F DMA controller 1, 8237A-5 equivalent

020-02D and 030-03F Interrupt controller 1, 8259 equivalent

02E-02F LPC SIO () configuration index/data registers

040-05F Timer, 8254-2 equivalent

060, 062, 064, 066, 068-06F 8742 equivalent (keyboard)

061, 063, 065, 067 NMI control and status

070-07F Real Time Clock Controller( bit 7 -NMI mask)

080-091 DMA page register

092 Reset (Bit 0)/ Fast Gate A20 (Bit 1)

93-9F DMA page registers continued

0A0-0B1 and 0B4-0BF Interrupt controller 2, 8259 equivalent

0B2 and 0B3 APM control and status port respectively

0C0-0DF DMA controller 2, 8237A-5 equivalent

0E0-0EF Available

0F0 Co-processor error register

0F1 N/A

0F2-0F3 N/A

0F4 IDE ID port

0F5-0F7 N/A

0F8 IDE Index port

0F9-0FB N/A

0FC IDE Data port

0FD-0FF N/A

100-179 Available

180-181 Default AIM4 SRAM control register (May be remapped)

182-1EF Available

1F0-1F7 Primary IDE Controller (AT Drive)

1FB-22F Available

230 -23F Available

260-2F7 Available

2F8-2FF Serial Port 2

300-36F Available

370-377 Available

378-37F Parallel port

380-3AF Available

3B0-3BB and 3BF Mono/VGA mode video

Express-HL2 Page 41

I/O Map (cont'd)

Hex Range Device

3BC-3BE Reserved for parallel port

3C0-3DF VGA registers

3E0-3EF Available

3F0-3F7 Floppy Disk Controller

3F8-3FF Serial port 1

4D0 Master PIC Edge/Level Trigger register

4D1 Slave PIC Edge/Level Trigger register

CF8-CFB PCI configuration address register (32 bit I/O only)

CF9 Reset Control register (8 bit I/O)

CFC-CFF PCI configuration data register

580 Smbus base address for SB.

1C00 GPIO Base Address for SB

1800 PM (ACPI) Base Address for SB

1860 Alias for ICH TCO base address.

0A00~0AFF Reserved for SIO functions base address (ex: PME /GPIO etc)

200-23Fh Reserved for ISA.

240-25Fh Reserved for ISA.

280-28Fh Reserved for ISA.

2A0-2DFh Reserved for ISA.

300-33Fh Reserved for ISA.

380-39Fh Reserved for ISA.

Page 42 Express-HL2

6.4 Interrupt Request (IRQ) Lines

PIC Mode

IRQ# Typical Intterupt Resource Connected to Pin Available

0 Counter 0 N/A No

1 Keyboard controller N/A No

2 Cascade interrupt from slave PIC N/A No

3 Serial Port 2 (COM2) / PCI IRQ3 via SERIRQ / PIRQ Note (1)

4 Serial Port 1 (COM1) / PCI IRQ4 via SERIRQ / PIRQ Note (1)

5 Parallel Port / Generic IRQ5 via SERIRQ / PIRQ Note (1)

6 Floppy DIsk IRQ6 via SERIRQ / PIRQ No

7 Parallel Port / Generic IRQ7 via SERIRQ / PIRQ Note (1)

8 Real-time clock N/A No

9 Generic N/A Note (1)

10 Generic N/A Note (1)

11 Generic N/A Note (1)

12 PS/2 Mouse IRQ12 via SERIRQ / PIRQ Note (1)

13 Math Processor N/A No

14 Primary IDE controller IRQ14 via SERIRQ / PIRQ Note (1)

15 Secondary IDE controller IRQ15 via SERIRQ / PIRQ Note (1)

Note (1): These IRQs can be used for PCI devices when onboard device is disabled.

APIC Mode

IRQ# Typical Intterupt Resource Connected to Pin Available

0 Counter 0 N/A No

1 Keyboard controller N/A No

2 Cascade interrupt from slave PIC N/A No

3 Serial Port 2 (COM2) IRQ3 via SERIRQ / PIRQ Note (1)

4 Serial Port 1 (COM1 IRQ4 via SERIRQ / PIRQ Note (1)

5 N/A N/A Note (1)

6 Floppy Disk IRQ6 via SERIRQ / PIRQ No

7 N/A N/A Note (1)

8 Real-time clock N/A No

9 PCI IRQ9 via SERIRQ / PIRQ Note (1)

10 Serial Port 3 (COM3) IRQ10 via SERIRQ / PIRQ Note (1)

11 Serial Port 4 (COM4) IRQ11 via SERIRQ / PIRQ Note (1)

12 PS/2 Mouse IRQ12 via SERIRQ / PIRQ Note (1)

13 Math Processor N/A Note (1)

14 Primary IDE controller IRQ14 via SERIRQ / PIRQ Note (1)

15 Secondary IDE controller IRQ15 via SERIRQ / PIRQ Note (1)

Express-HL2 Page 43

APIC Mode (cont'd)

IRQ# Typical Intterupt Resource Connected to Pin Available

16 N/A Intel HDA, PCIE Port 0/1/2/3/4/5/6, EHCI Conterller

#2 ,P.E.G Root Port, I.G.D

17 N/A PCIE Port 0/1/2/3/4/5/6, P.E.G Root Port, Note (1)

18 N/A PCIE Port 0/1/2/3/4/5/6, P.E.G Root Port, SMBus

Controller, EHCI Controller #2,PCI Port 0

19 N/A PCIE Port 0/1/2/3/4/5/6, P.E.G Root Port, PCI Port 1 Note (1)

20 N/A Gbe Controller Note (1)

21 N/A Note (1)

22 N/A Intel HDA Note (1)

23 N/A EHCI Controller #1 Note (1)

Note (1)

Note (1): These IRQs can be used for PCI devices when onboard device is disabled.

Page 44 Express-HL2

6.5 PCI Configuration Space Map

Bus Number

00h 00h 00h N/A Intel host Bridge

00h 02h 00h Internal Intel I.G.D

00h 03h 00h Internal HD Audio Device

00h 16h 00h Internal Intel Management Engine Interfaxe #1

00h 16h 01h Internal Intel Management Engine Interfaxe #2

00h 16h 02h Internal IDE-R

00h 16h 03h Internal KT

00h 19h 00h Internal Gigabit Etherent Controller

00h 1Bh 00h Internal High Definition Audio controller

00h 1Ch 00h Internal Intel ICH Express Root port 1

00h 1Ch 01h Internal Intel ICH Express Root port 2

00h 1Ch 02h Internal Intel ICH Express Root port 3

00h 1Ch 03h Internal Intel ICH Express Root port 4

00h 1Ch 04h Internal Intel ICH Express Root port 5

00h 1Ch 05h Internal Intel ICH Express Root port 6

Device Number

Function Number

Routing Description

00h 1Ch 06h Internal Intel ICH Express Root port 7

00h 1Ch 07h Internal Intel ICH Express Root port 8

00h 1Dh 00h Internal Intel USB EHCI Controller #1

00h 1Ah 00h Internal Intel USB EHCI Controller #2

00h 1Fh 00h N/A Intel LPC Interface Bridge

00h 1Fh 02h Internal SATA Host Controller #1

00h 1Fh 03h Internal SMBus Controller

00h 1Fh 05h Internal SATA Host Controller #2

00h 1Fh 06h Internal Thermal Subsystem

Express-HL2 Page 45

6.6 PCI Interrupt Routing Map

INT

P.E.G

Line

Root Port

Int0 INTA:16 INTA:16 INTA:16 INTE:20 INTG:22 INTA:16 INTB:17 INTD:19

Int1 INTD:19 INTB:17 INTC:18 INTA:16

Int2 INTC:18 INTC:18 INTD:19 INTB:17

Int3 INTB:17 INTD:19 INTA:16 INTC:18

INT

PCIE

Line

Port 4

Int0 INTA:16 INTA:16 INTB:17 INTD:19 INTA:16 INTH:23 INTA:16 INTF:21

Int1 INTB:17 INTB:17 INTC:18 INTA:16 INTB:17 INTD:19

Audio Controller

PCIE Port 5

ME Controller #1

PCIE Port 6

GbEt Controller

PCIE Port 7

HDA Controller

PCIE Port 8

PCIE Port1

EHIC #1 EHIC #2 LPC

PCIE Port 2

PCIE Port 3

Controller

Int2 INTC:18 INTC:18 INTD:19 INTB:17 INTC:18 INTC:18

Int3 INTD:19 INTD:19 INTA:16 INTC:18 INTD:19 INTA:16

INT

SATA

Line

Controller #1

Int0 INTH:23

Int1 INTD:19 INTD:19

Int2 INTC:18

Int3

SMBus Controller

SATA Controller #2

Thermal Subsystem

6.7 SMBus Slave Addresses

Device Address

DIMM A A0h

DIMM B A4h

BMC 50h

Extend GPIO 40h

Page 46 Express-HL2

7 BIOS Setup

7.1 Menu Structure

This section presents the six primary menus of the BIOS Setup Utility. Use the following table as a quick reference for the contents of the BIOS Setup Utility. The subsections in this section describe the submenus and setting options for each menu item. The default setting options are presented in bold, and the function of each setting is described in the right hand column of the respective table.

Main Advanced Boot Security Save & Exit

- System Information

- Processor Information

- PCH Information

- System ►

Management

- System Date

- System Time

- CPU ►

- Memory ►

- Graphics ►

- SATA ►

- USB ►

- Network ►

- PCI and PCIe ►

- Super IO ►

- ACPI and ►

Power Management

- Sound ►

- Serial Port ►

Console

- Clock ►

- Thermal ►

- Miscellaneous ►

- Boot Configuration ►

CSM Parameters ►

- Password Description

- Secure Boot Menu ►

- Reset Options

- Save Options

Express-HL2 Page 47

7.2 Main

The Main Menu provides read-only information about your system and also allows you to set the System Date and Time. Refer to the tables below the screen shot of this menu for details of the submenus and settings.

7.2.1 System Information

Feature Options Description

BIOS Version Info only ADLINK BIOS version.

Build Date and Time Info only ADLINK date the BIOS was build.

7.2.2 Pro cessor Information

Feature Options Description

CPU Brand String Info only Display CPU Brand Name.

Frequency Info only Display CPU Frequency.

Processor ID Info only Display CPU ID.

Stepping Info only Display CPU Stepping.

Number of Processors Info only Display number of Processors.

GT Info Info only Display GT info of Intel Graphics.

IGFX VBIOS Version Info only Display VBIOS Version.

Total Memory Info only Display installed memory size.

7.2.3 PCH Information

Feature Options Description

PCH Name Info only Display PCH name

PCH SKU Info only Display PCH SKU

Stepping Info only Display PCH stepping

ME FW Version Info only Display version of ME

ME Firmware SKU Info only Display ME Firmware Kit SKU number

System Management Submenu

7.2.3.1 PCH Information System Management

Feature Options Description

System Management Info only

Version Info only Display version.

Page 48 Express-HL2

7.2.4 System Management

7.2.4.1 System Management > Board Information

Board Information Info only

SMC Firmware Read only Display SMC Firmware.

Build Date Read only Display SMC firmware build date.

SMC Boot loader Read only Display SMC boot loader.

Build Date Read only Display SMC boot loader build date.

Hardware Version Read only Display SMC hardware Version.

Serial Number Read only Display SMC serial Number.

Manufacturing Date Read only Display SMC manufacturing date.

Last Repair Date Read only Display SMC last repair date.

MAC ID Read only Display SMC MAC ID

SEMA Features Read only Display SEMA features

7.2.4.2 System Management > Temperatures and Fan Speed

Feature Options Description

Temperatures and Fan Speed Info only

CPU Temperature Info only

Current Read only Display CPU current temperature Startup Read only Display CPU startup temperature

Min Read only Display CPU min temperature.

Max Read only Display CPU max temperature.

Board Temperatures Info only

Current Read only Display board current temperature Startup Read only Display board startup temperature

Min Read only Display board min temperature.

Max Read only Display board max temperature.

CPU Fan Speed Read only Display CPU fan speed.

System Fan Speed Read only Display system fan speed.

7.2.4.3 System Management > Power Consumption

Feature Options Description

Power Consumption Info only

Current Input Current Read only Display input current Current Input Power Read only Display input power

Express-HL2 Page 49

Feature Options Description

AIN0 Read only Display actual voltage of AIN0

V3.30 Read only Display actual voltage of 3.30 V

V1.05 Read only Display actual voltage of 1.05 V

V3.30 Read only Display actual voltage of 3.30 V

35 Read only Display actual voltage of 1

00 Read only Display actual voltage of 5

35 V

00 V

VIN Read only Display actual voltage of VIN

AIN7 Read only Display actual voltage of AIN7

7.2.4.4 System Management > Runtime Statistics

Feature Options Description

Runtime Statistics Info only

Total Runtime Read only The returned value specifies the total time in minutes the system

is running in S0 state

Current Runtime Read only The returned value specifies the time in seconds the system is

running in S0 state This counter is cleared when the system is removed from the

external power supply.

Power Cycles Read only The returned value specifies the number of times the external

power supply has been shut down

Boot Cycles Read only The Bootcounter is increased after a HW- or SW-Reset or after a

successful power-up

Boot Reason Read only The boot reason is the event which causes the reboot of the

system

7.2.4.5 System Management > Flags

Feature Options Description

Flags Info only

BMC Flags Read only

BIOS Select Read only Display the selection of current BIOS ROM.

ATX/AT-Mode Read only Display ATX/AT-Mode.

Exception Code Read only System exception reason.

Page 50 Express-HL2

7.2.4.6 System Management > Power Up

Feature Options Description

Power Up Info only

Power Up watchdog Attention: F12 disables the Power Up

Enabled

Disabled

The Power-Up Watchdog resets the system after a certain amount of time after power-up

Watchdog.

ECO Mode Disabled

Reduces the power consumption of the system.

Enable

Power-up Mode Attention: The Power-Up Mode only has effect,

if the module is in ATX-Mode.

Turn on

Remain off

Last State

Turn On: The machine starts automatically when the power supply is turned on

Remain Off :To start the machine the power button has to be pressed.

Last State: when powered on during a power failure the system will automatically power on when power is restored

7.2.4.7 System Management > LVDS Backlight

Feature Options Description

LVDS Backlight Info only

LVDS Backlight Bright 255 The value range starts by 0 and ends by 255.

7.2.4.8 System Management > Smart Fan

Feature Options Description

Smart Fan Info only

CPU Smart FanTemperature Source CPU Sensor

Select CPU smart fan source.

System Sensor

CPU Fan Mode AUTO (Smart Fan)

Select CPU Fan Mode.

Fan Off Fan On

CPU Trigger Point 1 Read only

Trigger Temperature 15 Specifies the temperature threshold at which the BMC turns on

CPU fan with specific PWM level

PWM Level 30 Select PWM level.

CPU Trigger Point 2 Read only

Trigger Temperature 60 Specifies the temperature threshold at which the BMC turns on

CPU fan with specific PWM level

PWM Level 40 Select PWM level.

CPU Trigger Point 3 Read only

Trigger Temperature 70 Specifies the temperature threshold at which the BMC turns on

CPU fan with specific PWM level

PWM Level 63 Select PWM level.

CPU Trigger Point 4 Read only

Trigger Temperature 80 Specifies the temperature threshold at which the BMC turns on

CPU fan with specific PWM level

PWM Level 100 Select PWM level.

Express-HL2 Page 51

7.2.5 System Date and Time

Feature Options Description

System Date Weekday, MM/DD/YYYY Requires the alpha-numeric entry of the day of the week, day of the

month, calendar month, and all 4 digits of the year, indicating the century and year (Fri XX/XX/20XX)

System Time HH/MM/SS Presented as a 24-hour clock setting in hours, minutes, and seconds

Page 52 Express-HL2

7.3 Advanced

This menu contains the settings for most of the user interfaces in the system

7.3.1 CPU

Feature Options Description

CPU Info only Manufacturer, model, speed

CPU Signature Info only Display CPU Signature.

Processor Family Info only Display Processor Family.

Microcode Patch Info only Display Microcode Patch.

FSB Speed Info only Display FSB Speed

Max CPU speed Info only Display Max CPU speed.

Min CPU speed Info only Display Min CPU speed.

CPU Speed Info only Display CPU Speed.

Processor Cores Info only Display Processor Cores.

Intel HT Technology Info only Display Intel HT Technology support or not.

Intel VT-x Technology Info only Display Intel VT-x Technology support or not.

VT-d Capability Info only Display VT-d Capability support or not.

Intel SMX Technology Info only Display Intel SMX Technology support or not.

64-bit Info only Display 64-bit support or not.

L1 Data Cache Info only Display cache info.

L1 Code Cache Info only Display cache info.

L2 Cache Info only Display cache info.

L3 Cache Inf o only Display cache info.

Limit CPUID Maximum Disabled

Enabled

Execute Disable Bit Disabled

Enabled

When Enabled, the processor will limit the maximum CPUID input value to 03h when queried, even if the processor supports a higher CPUID input value actual maximum CPUID input value

Enable/Disable the Execute Disable Bit (XD) of the processor. With the XD bit set to enabled certain classes of malicious buffer

overflow attacks can be prevented when combined with a supporting

When Disabled, the processor will return the

Intel Virtualization Technology Disabled

Enabled

VT-d Disabled

Enabled

SB CRID Disabled

Enabled

CPU Processor Power Managemnt (PPM) Info only

EIST Disabled

Enabled

Turbo Mode Disabled Enable/Disable turbo mode.

Enable/Disable support for the Intel virtualization technology.

Check to enable VT-d function on MCH.

Enable/Disable SB Compatible Revision ID.

Disabled: No SpeedStep, stick to CPU ratio Enabled: CPU speed is controlled by the operating system

Express-HL2 Page 53

Feature Options Description

Enabled

CPU C3 Report Disabled

Enable/Disable CPU C3 report to OS.

Enabled

CPU C6 Report Disabled

Enable/Disable CPU C6 report to OS.

Enabled

CPU C7 Report Disabled

Enable/Disable CPU C7 report to OS.

CPU C7

CPU C7S

ACPI T State Disabled

Enable/Disable ACPI T state support.

Enabled

CPU DTS Disabled

Enable/Disable CPU DTS.

Enabled

7.3.2 Memory

Feature Options Description

Memory RC Version Info only Display Memory Reference Code Version.

Memory Frequency Info only Display Memory Frequency.

Total Memory Info only Display Total Memory.

Memory Voltage Info only Display Memory Voltage.

DIMM#0/1 Info only Display DIMM#0/1.

CAS Latency (tCL) Info only Display CAS Latency (tCL).

Minimum delay time Info only Display Minimum delay time.

CAS to RAS (tRCDmin) Info only Display CAS to RAS (tRCDmin).

Row Precharge (tRPmin) Info only Display Row Precharge (tRPmin).

Active to Precharge (tRASmin) Info only Display Active to Precharge (tRASmin).

XMP Profile 1 Info only Display XMP Profile 1 support or not.

XMP Profile 2 Info only Display XMP Profile 2 support or not.

SPD Write Protect Enabled

Enable:Writes to SMBus slave addresses A0h - AEh are disabled.

Disabled

Memory Frequency Limiter Auto Maximum Memory Frequency Selections in Mhz Max TOLUD Dynamic Maximum Value of TOLUD

MRC Fast Boot Enabled

TOLUD automatically based on largest MMIO length of installed graphic controller

Enable/Disable MRC fast boot.

Dynamic assignment would adjust

Disabled

Memory Remap Enabled

Enable/Disable e memory remap above 4G.

Disabled

Channel A DIMM Control Enabled

Enable/Disable DIMMs on channel A.

Disabled

Channel B DIMM Control Enabled

Enable/Disable DIMMs on channel B.

Disabled

Memory Thermal Management Enabled

Enable/Disable Memory Thermal Management.

Disabled

Page 54 Express-HL2

7.3.3 Graphics

Feature Options Description

Graphics Configuration Info only

IGFX VBIOS Version Info only Display VBIOS Version.

IGfx Frequency Info only Display IGfx Frequency.

Graphics Turbo IMON Current Number entry field Graphics turbo IMON current values supported (14-31).

Primary Display Auto

IGFX

Select which of IGFX/PEG/PCI Graphics device should be Primary Display Or select SG for Switchable Gfx

PEG PCIE

Primary PEG Auto

PEG1

Select PEG0/PEG1/PEG2/PEG3 Graphics device should be Primary

PEG

PEG2

Primary PCIE Auto

PCIE1

Select PCIE0/PCIE1/PCIE2/PCIE3/PCIE4/PCIE5/PCIE6/PCIE7 Graphics device should be Primary PCIE

PCIE2 PCIE3 PCIE4 PCIE5 PCIE6 PCIE7

Internal Graphics Auto

Keep IGD enabled based on the setup options. Disabled Enable

Aperture Size 128MB

Select the Aperture Size.

256MB

512MB

DVMT Pre-Allocated XXM Select DVMT 5

by the Internal Graphics Device

DVMT Total Gfx Mem XXXM Select DVMT5

Graphics Device

0 Pre-Allocated (Fixed) Graphics Memory size used

0 Total Graphic Memory size used by the Internal

Gfx Low Power Mode Enabled

This option is applicable for SFF only. Disabled

LVDS Backlight Mode BMC Mode

Select LVDS Backlight control function. GTT Mode

GTT LVDS Backlight Control 0%

Actual backlight value in percent of the maximum setting. 20% 40% 60% 80%

100%

DDI function choose Display Port

Select DDI function choose to display port or HDMI.

HDMI

Primary IGFX Boot Display CRT Select the Video Device which will be activated during POS

Secondary IGFX Boot Display Disabled Select Secondary Display Device

Express-HL2 Page 55

Feature Options Description

LCD Panel Type VBIOS Default

640X480 800X600 1024X768 1280X1024 1400X1050 1600X1200 1366X768 1680X1050 1920X1200 1440X900 1600X900 1024X768 LVDS2 1280X800 1920X1080 2048X1536

Active LFP No LVDS

Edp Port-A

Panel Color Depth 18 Bit

24 Bit

Panel Scaling Auto

Off Force Scaling

Select LCD panel used by Internal Graphics Device by selecting the

appropriate setup item

Select the Active LFP Configuration.

Select the LFP Panel Color Depth

Select the LCD panel scaling option used by the Internal Graphics

Device

GT – Power Management Control Info only

GT Info Info only Display GT info of Intel Graphics.

RC6 (Render Standby) Enabled

Check to enable render standby support. Disabled

GT OverClocking Support Enabled

Enable/Disable GT OverClocking Support.

Disabled

7.3.4 SATA

Feature Options Description

SATA Controller(s) Enabled

Disabled

SATA-to-PATA Controller Enabled

Disabled

SATA Mode Selection IDE

AHCI RAID

SATA Test Mode Enabled

Disabled

Enable/Disable SATA device.

Enable/Disable SATA to PATA device

Determines how SATA controller(s) operate.

Enable/Disable Test Mode.

Aggressive LPM Support Enabled

Enable PCH to aggressively enter link power state.

Disabled

SATA Controller Speed Default

Indicates the maximum speed the SATA controller can support

Gen1 Gen2

Page 56 Express-HL2

Feature Options Description

Gen3

Intel ® Rapid Start Technology Submenu

SATA Port Configuration Submenu

Software Feature Mask Configuration Info only

RAID0 Enabled

Disabled

RAID1 Enabled

Disabled

RAID10 Enabled

Disabled

RAID5 Enabled

Disabled

Intel Rapid Recovery Technology Enabled

Disabled

OROM UI and BANNER Enabled

Disabled

HDD Unlock Enabled

Disabled

LED Locate Enabled

Disabled

IRRT Only on ESATA Enabled

Disabled

Smart Response Technology Enabled

Disabled

Enable/Disable RAID0 feature.

Enable/Disable RAID1 feature.

Enable/Disable RAID10 feature.

Enable/Disable RAID5 feature.

Enable/Disable Intel Rapid Recovery Technology.

If enabled, then the OROM UI is shown. Otherwise, no OROM

banner or information will be displayed if all disks and RAID volumes

are Normal.

If enabled, indicates that the HDD password unlock in the OS is

enabled

If enabled, indicates that the LED/SGPIO hardware is attached and

ping to locate feature is enabled on the OS

If enabled, then only IRRT volumes can span internal and eSATA

drives

If disabled, then any RAID volume can span internal and

eSATA drives

Enable/Disable Smart Response Technology.

OROM UI Delay Enabled

Disabled

7.3.4.1 SATA > Intel® Rapid Start Technology

Feature Options Description

Intel (R) Rapid Start Disabled

Enabled

Entry on S3 RTC Wake Disabled

Enabled

Entry After 10

Active Page Threshold Disabled

Enabled

Hybrid Hard Disk Support

Disabled

Enabled

RapidStart Display Save/Restore Disabled

Enabled

If enabled, indicates the delay of the OROM UI Splash Screen in a

normal status

Enable/Disable Intel (R) Rapid Start.

RapidStart invocation upon S3 RTC wake.

Enable RTC wake timer at S3 entry. Value range from 0(Immediately) to 120 minutes

Support RST with small partition.

Hybrid Hard Disk Support.

RapidStart Display Save/Restore.

Express-HL2 Page 57

7.3.4.2 SATA > SATA Port Configuration (IDE)

Feature Options Description

SATA Port Configuration Info only

Serial ATA Port x Info only SATA Port x information

Software Preserve Info only Designates this port as software preserve

SATA-to-PATA Info only PATA devices information

7.3.5 USB

Feature Options Description

USB Module Version Info only

USB Devices Info only X Drive, X Keyboards, X Mouse, X Hubs

Legacy USB Support Enabled

Disabled Auto

EHCI Hand-off Enabled

Disabled

USB Mass Storage Driver Support Enabled

Disabled

PCH USB Configuration Submenu

USB hardware delays and time-outs: Info only

USB transfer time-out 1 sec

5 sec 10 sec

20 sec

Device reset time-out 10 sec

20 sec

30 sec 40 sec

Device power-up delay Auto

Manual

Enables legacy USB support

Auto option disables legacy support if no USB devices are

connected.

Disable option will keep USB devices available only for EFI

applications and setup.

This is a workaround for OSes without EHCI hand-off support. The

EHCI ownership change should be claimed by the EHCI OS driver

Enable/Disable USB Mass Storage Driver Support.

The time-out value for Control, Bulk, and Interrupt transfers

USB mass storage device Start Unit command time-out.

Maximum time the device will take before it properly reports itself to

the Host Controller

ms, for a Hub port the delay is taken from Hub descriptor

'Auto' uses default value: for a Root port it is 100

Mass Storage Devices Info only List current USB max stroge device.

7.3.5.1 USB > PCH USB Configuration

Feature Options Description

USB Precondition Disabled

Enabled

XHCI Mode Disabled

Precondition work on USB host controller and root ports for faster enumeration

Mode of operation of xHCI controller.

Enabled

BTCG Disabled

Enable/Disable trunk clock gating.

Enable

USB Precondition Disabled Precondition work on USB host controller and root ports for

Page 58 Express-HL2

Feature Options Description

Enabled faster enumeration.

USB Port #0~13 Disabled

Enabled

USB30 Port #0~5 Disabled

Enabled

7.3.6 Network

Feature Options Description

Network Stack Info only

Network Stack Enabled

Disabled

PCH LAN Controller Enabled

Disabled

Wake on LAN Enabled

Disabled

AMT Configuration Info only

Intel AMT Enabled

Disabled

BIOS Hotkey Pressed Enabled

Disabled

Enable/Disable UEFI network stack.

Enable/Disable onboard NIC.

Enable/Disable integrated LAN to wake the system. (The Wake On

LAN cannot be disabled if ME is on at Sx state

Enable/Disable Intel (R) Active Management Technology BIOS

Extension

Enable/Disable BIOS hotkey press.

Control each of the USB ports (0~13) disabling.

Enable or Disable USB 3.0 Port.

MEBx Selection Screen Enabled

Enable/Disable MEBx selection screen.

Disabled

Hide Un-Configure ME Confirmation Enabled

Hide Un-Configure ME without password Confirmation Prompt.

Disabled

MEBx Debug Message Output Enabled

Enable MEBx debug message output.

Disabled

Un-Configure ME Enabled

Un-Configure ME without password.

Disabled

Amt Wait Timer 0 Set timer to wait before sending ASF_GET_BOOT_OPTIONS.

Disable ME Enabled

Set ME to Soft Temporary Disabled.

Disabled

ASF Enabled

Enable/Disable Alert Specification Format. Disabled

Activate Remote Assistance Process Enabled

Trigger CIRA boot.

Disabled

USB Configure Enabled

Enable/Disable USB Configure function. Disabled

PET Progress Enabled

Disabled

AMT CIRA Timeout 0 OEM defined timeout for MPS connection to be established. 0 - use

User can Enable/Disable PET Events progress to recieve PET

events or not

the default timeout value of 60 seconds

connection succeeds

255 - MEBX waits until the

Watchdog Enabled

Enable/Disable WatchDog Timer.

Disabled

OS Timer Set OS watchdog timer.

BIOS Timer Set BIOS watchdog timer.

Express-HL2 Page 59

7.3.7 PCI and PCIe

Feature Options Description

PCI Common Settings Info only

PCI Latency Timer 32 PCI Bus Clocks

64 PCI Bus Clocks 96 PCI Bus Clocks 128 PCI Bus Clocks 160 PCI Bus Clocks 192 PCI Bus Clocks 224 PCI Bus Clocks 248 PCI Bus Clocks

VGA Palette Snoop Disabled

Enabled

PERR# Generation Disabled

Enabled

SERR# Generation Disabled

Enabled

PCI Express Settings

Relaxed Ordering Disabled

Enabled

Extended Tag Disabled

Enabled

No Snoop Disabled

Enabled

Maximum Payload Auto

128 Bytes 256 Bytes 512 Bytes 1024 Bytes 2048 Bytes 4096 Bytes

Select the PCI latency defined in PCI Bus clock cycles

Allow PCI cards that do not contain their own VGA color palette to

access the video core’s palette

Enables or Disables PCI Device to Generate PERR#.

Enables/Disables PCI Device to Generate SERR#.

Enables/Disables PCI Express Device Relaxed Ordering.

If ENABLED allows Device to use 8-bit Tag field as a requester.

Enables/Disables PCI Express Snoop option

Select Maximum Payload size or let BIOS decide (Auto)

Maximum Read Request Auto

128 Bytes

Set Maximum Read Request Size of PCI Express Device or allow

System BIOS to select the value

256 Bytes 512 Bytes 1024 Bytes 2048 Bytes 4096 Bytes

ASPM Support Warning: Enabling ASPM may cause some PCI-

E devices to fail

Extended Synch Enabled

Link Training Retry Disabled

Disabled

Auto Force L0S

Disabled

Set the ASPM Level. Disabled - Disables ASPM.

Auto - BIOS auto configure

Force L0S - Force all links to L0s State

If enabled the generation of PCI Express synchronization patterns is

allowed

Defines number of Retry Attempts software will take to retrain the

link if previous training attempt was unsuccessful

Link Training Timeout (uS) 100 Defines number of microseconds software will wait before polling

Unpopulated Links Keep Link ON

Disable

'Link Training' bit in Link Status register

10000 uS

In order to save power, software will disable unpopulated PCI

Express links, if this option set to 'Disable Link'

Value range from 10 to

Page 60 Express-HL2

Feature Options Description

Restore PCIE Registers Enabled

Disabled

On non-PCI Express aware OS's (Pre Windows Vista) some devices

may not be correctly reinitialized after S3

Express device configurations on S3 resume

may cause issues with other hardware after S3 resume

PEG Configuration (System Agent) Submenu

PCH-PCIe Configuration Submenu

7.3.7.1 PCI and PCIe > PEG Configuration (System Agent)

Feature Options Description

PEG Configuration (System Agen) Info only

PEG0 Not Present Display PEG0 present or not PEG0 – Gen X Auto

Gen1 Gen2 Gen3

PEG0 ASPM Disabled

Auto ASPM L0S ASPM L1 ASPM L0SL1

Configure PEG0 B0:D1:F0 Gen1-Gen3

Control ASPM support for the PEG Device. This has no effect if PEG is not the currently active device

Enabling this restors PCI

Warning: Enabling this

Enable PEG Disabled

Enable/Disable the PEG. Enabled Auto

Detect Non-compliance Device Disabled

Detect Non-Compliance PCI Express Device in PEG. Enable

PEG Sampler Calibrate Auto

Enabled

Enable/Disable PEG Sampler Calibrate\nAuto means Disabled

for SNB MB/DT, Enabled for IVB A0 B0

Disable

Swing Control Half

Perform PEG Swing Control, on IVB C0 and Later. Full

PEG Gen3 Equalization Enabled

Perform PEG Gen3 Equalization steps. Disable

Gen3 Eq Phase 2 Auto

Perform PEG Gen3 Equalization Phase 2 Enabled Disable

Gen3 Eq Preset Search Enabled

Disable

PEG RxCEM LoopBack Mode Disabled

Perform PEG Gen3 Preset Search algorithm, on IVB C0 and

Later

Enabled/Disabled PEG RxCEM Loopback Mode. Enable

PCIe Gen3 RxCTLEp Setting 0~7 8 The range of the setting is (0~15) This setting has to be

specified basing on platform design and following the guideline

Express-HL2 Page 61

7.3.7.2 PCI and PCIe > PCH-PCIe Configuration

Feature Options Description

PCH-PCIe Configuration Info only

PCI Express Clock Gating Disabled

Enable/Disable PCI Express Clock Gating for each root port.

Enable

DMI Link ASPM Control Disabled

Enable

DMI Link Extended Synch Control Disabled

The control of Active State Power Management on both NB side and SB side of the DMI Link

The control of Extended Synch on SB side of the DMI Link.

Enable

PCIe-USB Glitch W/A Disabled

Enable

PCIE Root Port Function Swapping Disabled

Enable

Subtractive Decode Disabled

PCIe-USB Glitch W/A for bad USB device(s) connected behind PCIE/PEG Port

Enable/Disable PCI Express PCI Express Root Port Function Swapping

Enable/Disable PCI Express Subtractive Decode.

Enable

PCIE Ports 1-4 Configuration 4x1 Port

1X2 2X1 Port 2X2 Port 1X4 Port

To configure PCI-E Port 1-4 of PCH. [4X1]: Port 1-4 (x1) and Port 8 (x1) [1x2 2x1]: Port 1 (x2), Port 2 (disabled), Ports 3 and Port 4 (x1)

[2x2]: Port 1-2 (x2) and Port 3-4 (x2)/[1x4]:Port 1 (x4), Ports 2-4 (disable)

PCIE Ports 5-8 Configuration 4x1 Port

1X2 2X1 Port

To configure PCI-E Port 5-7 of PCH. [4X1] : Port 5-8 (x1) and Port 8 (x1) [1x2 2x1]: Port 5 (x2), Port 6 (disabled), Ports 7 and Port 8 (x1)

PCI Express Root Port 1~7 Submenu Configure PCI Express Root Port 1~7 setting.

PCI and PCIe > PCH-PCIe Configuration > PCI Express Root Port

Feature Options Description

PCI Express Root Port Disabled

Enable

ASPM Support Disabled

Enable

L1 Substates Disabled

Enable

URR Disabled

Enable

FER Disabled

Enable

NFER Disabled

Enable

CER Disabled

Enable

CTO Disabled

Enable

SEFE Disabled

Enable

SENFE Disabled

Enable

Control the PCI Express Root Port.

Set the ASPM Level: Force L0s - Force all links to L0s State: AUTO - BIOS auto configure: DISABLE - Disables ASPM

PCI Express L1 Substates settings.

Enable/Disable PCI Express Unsupported Request Reporting

Enable/Disable PCI Express Device Fatal Error Reporting.

Enable/Disable PCI Express Device Non-Fatal Error Reporting

Enable/Disable PCI Express Device Correctable Error Reporting

Enable/Disable PCI Express Completion Timer TO.

Enable/Disable Root PCI Express System Error on Fatal

Error

Enable/Disable Root PCI Express System Error on NonFatal Error

Page 62 Express-HL2

Feature Options Description

SECE Disabled

Enable

PME SCI Disabled

Enable

Hot Plug Disabled

Enable

PCIe Speed Auto

Gen1 Gen2

Detect Non-Compiance Disabled

Enable

Extra Bus Reserved 0 Extra Bus Reserved (0-7) for bridges behind this Root

Reseved Memory 10 Reserved Memory Range for this Root Bridge

Enable/Disable Root PCI Express System Error on Correctable Error

Enable/Disable PCI Express PME SCI.

Enable/Disable PCI Express Hot Plug.

Select PCI Express port speed.

Detect Non-Compliance PCI Express Device. If enabled, it will take more time at POST time

Bridge

Prefetchable Memory 10 Prefetchable Memory Range for this Root Bridge Reserved I/O 4 Reserved I/O (4K/8K/12K/16K/

PCIE LTR Disabled

Bridge

PCIE Latency Reporting Enable/Disable.

Enable

PCIE LTR Lock Disabled

PCIE LTR Configuration Lock.

Enable

Snoop Latency Ocerrid Disabled

Snoop Latency Ocerride for PCH PCIE.

Manual

Auto

Non Snoop Latency Ocerrid Disabled

Non Snoop Latency Ocerride for PCH PCIE.

Manual

Auto

7.3.8 Super IO

Feature Options Description

Super IO Chip Info only

W83627DHG Super IO Configuration Info only

Serial Port 1 Configuration Serial Port

Device Settings

Change Settings

Enabled

Disabled

IO=3F8h; IRQ=4

Auto

IO=3F8h; IRQ=4 IO=3F8h; IRQ=3,4,5,6,7,10,11,12 IO=2F8h; IRQ=3,4,5,6,7,10,11,12 IO=3E8h; IRQ=3,4,5,6,7,10,11,12 IO=2E8h; IRQ=3,4,5,6,7,10,11,12

Enable/Disable Serial Port (COM)

Fixed configuration of serial port

Select an optimal setting for Super IO device.

...

/48K) Range for this Root

Serial Port 2 Configuration Serial Port

Device Settings

Enabled

Disabled

IO=2F8h; IRQ=4

Enable/Disable Serial Port (COM)

Fixed configuration of serial port

Express-HL2 Page 63

Feature Options Description

Change Settings Auto

IO=2F8h; IRQ=3 IO=3F8h; IRQ=3,4,5,6,7,10,11,12 IO=2F8h; IRQ=3,4,5,6,7,10,11,12 IO=3E8h; IRQ=3,4,5,6,7,10,11,12 IO=2E8h; IRQ=3,4,5,6,7,10,11,12

N5104D Super IO Configuration Info only

Select an optimal setting for Super IO device.

Serial Port 1 Configuration Serial Port

Device Settings

Change Settings

Serial Port 2 Configuration Serial Port

Device Settings

Change Settings

Enabled

Disabled

IO=240h; IRQ=10

Auto

IO=240h; IRQ=10 IO=240h; IRQ=10,11,12 IO=248h; IRQ=10,11,12 IO=250h; IRQ=10,11,12 IO=258h; IRQ=10,11,12

Enabled

Disabled

IO=248h; IRQ=11

Auto

IO=248h; IRQ=11 IO=240h; IRQ=10,11,12 IO=248h; IRQ=10,11,12 IO=250h; IRQ=10,11,12 IO=258h; IRQ=10,11,12

Enable/Disable Serial Port (COM)

Fixed configuration of serial port

Select an optimal setting for Super IO device.

Enable/Disable Serial Port (COM)

Fixed configuration of serial port

Select an optimal setting for Super IO device.

7.3.9 ACPI and Power Mana gement

Feature Options Description

ACPI and Power Management Info only

Enable ACPI Auto Configuration Enabled

Disabled

Enable Hibernation Enabled

Disabled

ACPI Sleep State S3 only Select ACPI sleep state the system will enter when the SUSPEND

Emulation AT/ATX Emulation AT

ATX

Page 64 Express-HL2

Enables or Disables BIOS ACPI Auto Configuration.

Enables or Disables System ability to Hibernate (OS/S4 Sleep

This option may be not effective with some OS.

State)

button is pressed

Select Emulation AT or ATX function. If this option set to [Emulation AT], BIOS will report no suspend functions to ACPI OS XP, it will make OS show shutdown message during system shutdown

In windows

7.3.10 Sound

Feature Options Description

Sound Info only

Azalia Disabled

Enabled

Auto

Control Detection of the Azalia device. Disabled = Azalia will be unconditionally disabled Enabled = Azalia will be unconditionally enabled. Auto = Azalia will be enabled if present, disabled other.

Azalia Docking Support Enabled

Enable/Disable Azalia Docking Support of Audio Controller.

Disabled

Azalia PME Enabled

Enable/Disable Power Management capability of Audio Controller.

Disabled

7.3.11 Serial Port Console

Feature Options Description

Serial Port Console Info only

COM0 Info only

Console Redirection Enabled

Disabled

Console Redirection Settings Submenu

COM1 Info only

Console Redirection Enabled

Disabled

Console Redirection Settings Submenu

Console Redirection Enable or Disable.

COM3 Info only

Console Redirection Enabled

Console Redirection Enable or Disable.

Disabled

Console Redirection Settings Submenu

COM4 Info only

Console Redirection Enabled

Console Redirection Enable or Disable.

Disabled

Console Redirection Settings Submenu

7.3.11.1 Serial Port Console > Console Redirection Settings

Feature Options Description

Console Redirection Settings Info only

Terminal Type VT100

VT100+ VT-UTF8

ANSI

Bits per second 9600

19200 38400 57600

115200

Emulation: ANSI: Extended ASCII char set. VT100: ASCII char

VT100+: Extends VT100 to support color, function keys, etc.

set

VT-UTF8: Uses UTF8 encoding to map Unicode chars onto 1 or

more bytes

Selects serial port transmission speed.

Express-HL2 Page 65

Feature Options Description

Data Bits 7

Parity None

Even Odd Mark Space

Stop Bits 1

Flow Control None

Hardware RTS/CTS

VT-UTF8 Combo Key Support Disabled

Enable

Recorder Mode Disabled

Enable

Resolution 100x31 Disabled

Enable

Legacy OS Redirection 80x24

80x25

Putty KeyPad VT100

LINUX XTERMR6 SCO ESCN VT400

Select Data Bits.

Select Parity.

Select number of stop bits.

Select flow control.

Enable VT-UTF8 Combination Key Support for ANSI/VT100

terminals

With this mode enabled only text will be sent. This is to capture

Terminal data

Enables or disables extended terminal resolution

On Legacy OS, the Number of Rows and Columns supported

redirection

Select FunctionKey and KeyPad on Putty.

Redirection After BIOS Post Always Enabled

BootLoader

The Settings specify if BootLoader is selected than Legacy

console redirection is disabled before booting to Legacy OS

Default value is Always Enable which means Legaacy console

Redirection is enabled for Legacy OS

7.3.12 Clock

Feature Options Description

Clock Info only

Use Watchdog Timer for ICC

Turn off unused PCI/PCIe clocks Disabled

ICC Locks After EOP Default

Clock Manipulation Info only

ICC Overclocking Lib Info only

CLKRUN# Logic Enabled

Enabled

Disabled

Enable

All Locked All UnLocked

Disabled

Enable Watchdog Timer operation for ICC. If enabled, Watchdog Timer will be started after ICC-related changes platform instability caused by wrong clock settings

Disabled: all clocks turned on. Enabled: clocks for empty PCI/PCIe slots will be turned off to save

power

Platform must be powered off for changes to take effect.

Lock ICC register after EOP.

Enable the CLKRUN# logic to stop the PCI clock.

This timer detects

Page 66 Express-HL2

7.3.13 Thermal

Feature Options Description

Thermal Info only

Automatic Thermal Reporting

Enabled

Disabled

Configure _CRT, _PSV and _AC0 automatically based on values recommended in BWG’s Thermal Reporting for Thermal Management settings. Set to Disabled for manual conmfiguration.

Critical Trip Point Disabled

85 C 95 C

Active Trip Point Disabled

40 C 50 C

This value controls the temperature of the ACPI Critical Trip Point the point in which the OS will shut the system off

NOTE: 100C is the Plan Of Record (POR) for all Intel mobile processors

This value controls the temperature of the ACPI Active Trip Point the point in which the OS will turn the processor fan on Active Trip Point Fan Speed

60 C 70 C

BMC Default

Passive Trip Point Disabled

80 C

This value controls the temperature of the ACPI Passive Trip Point the point in which the OS will begin throttling the processor

90 C

Passive TC1 Value 1 This value sets the TC1 value for the ACPI Passive Cooling

Passive TC2 Value 5 This value value sets the TC2 value for the ACPI Passive Cooling

Formula

Range 1 – 16.

Range 1 - 16

Passive TSP Value 10 This item sets the TSP value for the ACPI Passive Cooling Formula

It represents in tenths of a second how often the OS will read the temperature when passive cooling is enabled. Range 2 – 32.

Watchdog ACPI Even Shutdown Disabled

Enable/Disable Watchdog ACPI Even Shutdown.

Enable

7.3.14 Miscellaneous

Feature Options Description

High Precision Timer Enabled

Disabled

Security

BIOS Security Configuration Submenu

Trusted Computing Submenu

Intel TXT(LT) Configuration Enabled

Disabled

7.3.14.1 Miscellaneous > BIOS Security Configuration

Feature Options Description

SMI Lock Enabled

Disabled

Enable/Disable the High Precision Event Timer.

Enables or Disables the High Precision Event Timer.

Enable or Disable the SMI Lock

BIOS Lock Enabled

Enable or Disable the BIOS lock enable (BLE) bit

Disabled

Express-HL2 Page 67

Feature Options Description

GPIO Lock Enabled

Disabled

BIOS Interface Lock Enabled

Disabled

RTC RAM Lock Enabled

Disabled

7.3.14.2 Miscellaneous > Trusted Computing

Feature Options Description

Security Device Support Enabled

Disabled

Enable or Disable the GPIO lockdown

Enable or Disable the BIOS interface lockdown

Enable or Disable bytes 38h-2Fh in the upper and lower 128byte bank of the RTC RAM lockdown

Enables or Disables BIOS support for security device. When disabled OS wil not show Security Device

protocol and INT1A interface will not be available

TCG EFI

Page 68 Express-HL2

7.4 Boot

7.4.1 Boot Configuration

Feature Options Description

Boot Configuration Info only

Setup Prompt Timeout 1 Enable/Disable the onboard SATA controllers Bootup NumLock State On Select SATA controller mode

Quiet Boot Disabled

Enabled

Fast Boot Disabled

Enabled

Boot Option Priorities Info only

CSM16 Parameters Submenu

CSM16 Module Version Info only

GateA20 Active Upon Request

Always

Option ROM Messages Force BIOS

Keep Current

INT19 Trap Response Immediate

Postponed

CSM parameters Submenu

Enable/Disable the PATA port. In fact this enables or disables the SATA channel on which the onboard SATA to PATA converter is

When set to enabled the system boot will be delayed for

attached the time specified in PATA Port Detection Timeout if no PATA device is connected.

Auto: Scan for PATA device and enable per default

Define the maximum time to wait for drive detection on PATA port.

UPON REQUEST - GA20 can be disabled using BIOS services. ALWAYS - do not allow disabling GA20; this option is useful when any RT code is executed above 1MB.

Set display mode for Option ROM.

BIOS reaction on INT19 trapping by Option ROM: IMMEDIATE execute the trap right away; POSTPONED - execute the trap during legacy boot.

7.4.2 CSM para meters

Feature Options Description

Launch CSM Enabled

Disable

Boot Option filter UEFI and Legacy

Legacy only UEFI only

Launch PXE OpROM policy Do not launch

Legacy only UEFI only

Launch Storage OpROM policy Do not launch

UEFI only

Legacy only

Launch Video OpROM policy Do not launch

UEFI only

Legacy only

Other PCI device ROM priority UEFI OpROM

Legacy OpROM

Express-HL2 Page 69

This option controls if CSM will be launched.

This option controls what devices system can to boot

Controls the execution of UEFI and Legacy PXE OpROM.

Controls the execution of UEFI and Legacy Storage OpROM.

Controls the execution of UEFI and Legacy Video OpROM.

For PCI devices other than Network, Mass storage or Video defines which OpROM to launch

7.5 Security

7.5.1 Password Description

Feature Options Description

Administrator Password Enter password

User Password Enter password

Secure Boot menu Submenu

7.5.2 Secure Bo ot Menu

Feature Options Description

System Mode Setup

Secure Boot Info only

Secure Boot Support Disabled

Enabled

Secure Boot Mode Standard

Custom

Secure Boot can be enabled if 1.System running in User mode with enrolled Platform Key(PK) 2

Secure Boot mode selector. 'Custom' Mode enables users to change Image Execution policy and manage Secure Boot Keys

7.6 Save & Exit

7.6.1 Reset Options

Feature Options Description

Save Changes and Reset Save changes and reset the

Discard Changes and Reset Reset the system without

system

saving any changes

7.6.2 Save Options

Feature Options Description

Save Changes and Reset

Discard Changes and Reset

CSM function is disabled.

Save Changes Save Changes done so far to any of the setup options.

Discard Changes Discard Changes done so far to any of the setup options.

Restore Defaults Restore/Load Default values for all the setup options.

Save as User Defaults Save the changes done so far as User Defaults.

Restore User Defaults Restore the User Defaults to all the setup options.

Page 70 Express-HL2

8 BIOS Checkpoints, Beep Codes

This section of this document lists checkpoints and beep codes generated by AMI Aptio BIOS. The checkpoints defined in this document are inherent to the AMIBIOS generic core, and do not include any chipset or board specific checkpoint definitions.

Checkpoints and Beep Codes Definition

A checkpoint is either a byte or word value output to I/O port 80h. The BIOS outputs checkpoints throughout bootblock and Power-On Self Test (POST) to indicate the task the system is currently executing. Checkpoints are very useful for debugging problems that occur during the preboot process.

Beep codes are used by the BIOS to indicate a serious or fatal error. They are used when an error occurs before the system video has been initialized, and generated by the system board speaker.

Aptio Boot Flow

While performing the functions of the traditional BIOS, Aptio 5.x core follows the firmware model described by the Intel Platform Innovation Framework for EFI (“the Framework”). The Framework refers the following “boot phases”, which may apply to various status code & checkpoint descriptions:

• Security (SEC) – initial low-level initialization

• Pre-EFI Initialization (PEI) – memory initialization

• Driver Execution Environment (DXE) – main hardware initialization

• Boot Device Selection (BDS) – system setup, pre-OS user interface & selecting a bootable device (CD/DVD, HDD, USB, Network,

Shell, …)

Viewing BIOS Checkpoints

Viewing all checkpoints generated by the BIOS requires a checkpoint card, also referred to as a OST Card or POST Diagnostic Card. These are PCI add-in cards that show the value of I/O port 80h on a LED display.

Some computers display checkpoints in the bottom right corner of the screen during POST. This display method is limited, since it only displays checkpoints that occur after the video card has been activated.

Keep in mind that not all computers using AMI Aptio BIOS enable this feature. In most cases, a checkpoint card is the best tool for viewing AMI Aptio BIOS checkpoints.

Analogous to “bootblock” functionality of legacy BIOS

Analogous to “POST” functionality in legacy BIOS

Express-HL2 Page 71

8.1 Status Code Ranges

Status Code Range

0x01 – 0x0F SEC Status Codes & Errors

0x10 – 0x2F PEI execution up to and including memory detection

0x30 – 0x4F PEI execution after memory detection

0x50 – 0x5F PEI errors

0x60 – 0xCF DXE execution up to BDS

0xD0 – 0xDF DXE errors

0xE0 – 0xE8 S3 Resume (PEI)

0xE9 – 0xEF S3 Resume errors (PEI)

0xF0 – 0xF8 Recovery (PEI)

0xF9 – 0xFF Recovery errors (PEI)

Description

8.2 Standard Status Codes

8.2.1 SEC Status Codes

Status Code Description

0x0 Not used

Progress Codes

0x1 Power on. Reset type detection (soft/hard).

0x2 AP initialization before microcode loading

0x3 North Bridge initialization before microcode loading

0x4 South Bridge initialization before microcode loading

0x5 OEM initialization before microcode loading

0x6 Microcode loading

0x7 AP initialization after microcode loading

0x8 North Bridge initialization after microcode loading

0x9 South Bridge initialization after microcode loading

0xA OEM initialization after microcode loading

0xB Cache initialization

SEC Error Codes

0xC – 0xD Reserved for future AMI SEC error codes

0xE Microcode not found

0xF Microcode not loaded

Page 72 Express-HL2

8.2.2 SEC Beep Codes

None

8.2.3 PEI Status Codes

Status Code Description

Progress Codes

0x10 PEI Core is started

0x11 Pre-memory CPU initialization is started

0x12 Pre-memory CPU initialization (CPU module specific)

0x13 Pre-memory CPU initialization (CPU module specific)

0x14 Pre-memory CPU initialization (CPU module specific)

0x15 Pre-memory North Bridge initialization is started

0x16 Pre-Memory North Bridge initialization (North Bridge module specific)

0x17 Pre-Memory North Bridge initialization (North Bridge module specific)

0x18 Pre-Memory North Bridge initialization (North Bridge module specific)

0x19 Pre-memory South Bridge initialization is started

0x1A Pre-memory South Bridge initialization (South Bridge module specific)

0x1B Pre-memory South Bridge initialization (South Bridge module specific)

0x1C Pre-memory South Bridge initialization (South Bridge module specific)

0x1D – 0x2A OEM pre-memory initialization codes

0x2B Memory initialization. Serial Presence Detect (SPD) data reading

0x2C Memory initialization. Memory presence detection

0x2D Memory initialization. Programming memory timing information

0x2E Memory initialization. Configuring memory

0x2F Memory initialization (other).

0x30 Reserved for ASL (see ASL Status Codes section below)

0x31 Memory Installed

0x32 CPU post-memory initialization is started

0x33 CPU post-memory initialization. Cache initialization

0x34 CPU post-memory initialization. Application Processor(s) (AP) initialization

0x35 CPU post-memory initialization. Boot Strap Processor (BSP) selection

0x36 CPU post-memory initialization. System Management Mode (SMM) initialization

0x37 Post-Memory North Bridge initialization is started

0x38 Post-Memory North Bridge initialization (North Bridge module specific)

0x39 Post-Memory North Bridge initialization (North Bridge module specific)

0x3A Post-Memory North Bridge initialization (North Bridge module specific)

0x3B Post-Memory South Bridge initialization is started

0x3C Post-Memory South Bridge initialization (South Bridge module specific)

0x3D Post-Memory South Bridge initialization (South Bridge module specific)

0x3E Post-Memory South Bridge initialization (South Bridge module specific)

0x3F-0x4E OEM post memory initialization codes

Express-HL2 Page 73

Status Code Description

0x4F DXE IPL is started

PEI Error Codes

0x50 Memory initialization error. Invalid memory type or incompatible memory speed

0x51 Memory initialization error. SPD reading has failed

0x52 Memory initialization error. Invalid memory size or memory modules do not match.

0x53 Memory initialization error. No usable memory detected

0x54 Unspecified memory initialization error.

0x55 Memory not installed

0x56 Invalid CPU type or Speed

0x57 CPU mismatch

0x58 CPU self test failed or possible CPU cache error

0x59 CPU micro-code is not found or micro-code update is failed

0x5A Internal CPU error

0x5B reset PPI is not available

0x5C-0x5F Reserved for future AMI error codes

S3 Resume Progress Codes

0xE0 S3 Resume is stared (S3 Resume PPI is called by the DXE IPL)

0xE1 S3 Boot Script execution

0xE2 Video repost

0xE3 OS S3 wake vector call

0xE4-0xE7 Reserved for future AMI progress codes

0xE0 S3 Resume is stared (S3 Resume PPI is called by the DXE IPL)

S3 Resume Error Codes

0xE8 S3 Resume Failed in PEI

0xE9 S3 Resume PPI not Found

0xEA S3 Resume Boot Script Error

0xEB S3 OS Wake Error

0xEC-0xEF Reserved for future AMI error codes

Recovery Progress Codes

0xF0 Recovery condition triggered by firmware (Auto recovery)

0xF1 Recovery condition triggered by user (Forced recovery)

0xF2 Recovery process started

0xF3 Recovery firmware image is found

0xF4 Recovery firmware image is loaded

0xF5-0xF7 Reserved for future AMI progress codes

Recovery Error Codes

0xF8 Recovery PPI is not available

0xF9 Recovery capsule is not found

0xFA Invalid recovery capsule

0xFB – 0xFF Reserved for future AMI error codes

Page 74 Express-HL2

8.2.4 PEI Beep Codes

# of Beeps Description

1 Memory not Installed

1 Memory was installed twice (InstallPeiMemory routine in PEI Core called twice)

2 Recovery started

3 DXEIPL was not found

3 DXE Core Firmware Volume was not found

7 Reset PPI is not available

4 Recovery failed

4 S3 Resume failed

8.2.5 DXE Status Codes

Status Code Description

0x60 DXE Core is started

0x61 NVRAM initialization

0x62 Installation of the South Bridge Runtime Services

0x63 CPU DXE initialization is started

0x64 CPU DXE initialization (CPU module specific)

0x65 CPU DXE initialization (CPU module specific)

0x66 CPU DXE initialization (CPU module specific)

0x67 CPU DXE initialization (CPU module specific)

0x68 PCI host bridge initialization

0x69 North Bridge DXE initialization is started

0x6A North Bridge DXE SMM initialization is started

0x6B North Bridge DXE initialization (North Bridge module specific)

0x6C North Bridge DXE initialization (North Bridge module specific)

0x6D North Bridge DXE initialization (North Bridge module specific)

0x6E North Bridge DXE initialization (North Bridge module specific)

0x6F North Bridge DXE initialization (North Bridge module specific)

0x70 South Bridge DXE initialization is started

0x71 South Bridge DXE SMM initialization is started

0x72 South Bridge devices initialization

0x73 South Bridge DXE Initialization (South Bridge module specific)

0x74 South Bridge DXE Initialization (South Bridge module specific)

0x75 South Bridge DXE Initialization (South Bridge module specific)

0x76 South Bridge DXE Initialization (South Bridge module specific)

Express-HL2 Page 75

Status Code Description

0x77 South Bridge DXE Initialization (South Bridge module specific)

0x78 ACPI module initialization

0x79 CSM initialization

0x7A – 0x7F Reserved for future AMI DXE codes

0x80 – 0x8F OEM DXE initialization codes

0x90 Boot Device Selection (BDS) phase is started

0x91 Driver connecting is started

0x92 PCI Bus initialization is started

0x93 PCI Bus Hot Plug Controller Initialization

0x94 PCI Bus Enumeration

0x95 PCI Bus Request Resources

0x96 PCI Bus Assign Resources

0x97 Console Output devices connect

0x98 Console input devices connect

0x99 Super IO Initialization

0x9A USB initialization is started

0x9B USB Reset

0x9C USB Detect

0x9D USB Enable

0x9E – 0x9F Reserved for future AMI codes

0xA0 IDE initialization is started

0xA1 IDE Reset

0xA2 IDE Detect

0xA3 IDE Enable

0xA4 SCSI initialization is started

0xA5 SCSI Reset

0xA6 SCSI Detect

0xA7 SCSI Enable

0xA8 Setup Verifying Password

0xA9 Start of Setup

0xAA Reserved for ASL (see ASL Status Codes section below)

0xAB Setup Input Wait

0xAC Reserved for ASL (see ASL Status Codes section below)

0xAD Ready To Boot event

0xAE Legacy Boot event

Page 76 Express-HL2

Status Code Description

0xAF Exit Boot Services event

0xB0 Runtime Set Virtual Address MAP Begin

0xB1 Runtime Set Virtual Address MAP End

0xB2 Legacy Option ROM Initialization

0xB3 System Reset

0xB4 USB hot plug

0xB5 PCI bus hot plug

0xB6 Clean-up of NVRAM

0xB7 Configuration Reset (reset of NVRAM settings)

0xB8 – 0xBF Reserved for future AMI codes

0xC0 – 0xCF OEM BDS initialization codes

DXE Error Codes

0xD0 CPU initialization error

0xD1 North Bridge initialization error

0xD2 South Bridge initialization error

0xD3 Some of the Architectural Protocols are not available

0xD4 PCI resource allocation error. Out of Resources

0xD5 No Space for Legacy Option ROM

0xD6 No Console Output Devices are found

0xD7 No Console Input Devices are found

0xD8 Invalid password

0xD9 Error loading Boot Option (LoadImage returned error)

0xDA Boot Option is failed (StartImage returned error)

0xDB Flash update is failed

0xDC Reset protocol is not available

8.2.6 DXE Beep Codes

# of Beeps Description

4 Some of the Architectural Protocols are not available

5 No Console Output Devices are found

5 No Console Input Devices are found

1 Invalid password

6 Flash update is failed

7 Reset protocol is not available

8 Platform PCI resource requirements cannot be met

Express-HL2 Page 77

8.2.7 ACPI/ASL Checkpoint

Status Code Description

0x01 System is entering S1 sleep state

0x02 System is entering S2 sleep state

0x03 System is entering S3 sleep state

0x04 System is entering S4 sleep state

0x05 System is entering S5 sleep state

0x10 System is waking up from the S1 sleep state

0x20 System is waking up from the S2 sleep state

0x30 System is waking up from the S3 sleep state

0x40 System is waking up from the S4 sleep state

0xAC System has transitioned into ACPI mode. Interrupt controller is in PIC mode.

0xAA System has transitioned into ACPI mode. Interrupt controller is in APIC mode.

8.3 OEM-Reserved Checkpoint Ranges

Status Code Description

0x05 OEM SEC initialization before microcode loading

0x0A OEM SEC initialization after microcode loading

0x1D – 0x2A OEM pre-memory initialization codes

0x3F – 0x4E OEM PEI post memory initialization codes

0x80 – 0x8F OEM DXE initialization codes

0xC0 – 0xCF OEM BDS initialization codes

Page 78 Express-HL2

9 Mechanical Information

9.1 Board-to-Board Connectors

To allow for different stacking heights, the receptacles for COM Express carrier boards are available in two heights: 5 mm and 8 mm. When 5 mm receptacles are chosen, the carrier board should be free of components.

Tyco 3-1827253-6 Foxconn QT002206-2131-3H

• 220-pin board-to-board connector with 0.5mm for a stacking height of 5 mm.

• This connector can be used with 5 mm through-hole standoffs (SMT type).

Tyco 3-6318491-6 Foxconn QT002206-4141-3H

• 220-pin board-to-board connector with 0.5mm for a stacking height of 8 mm.

• This connector can be used with 8 mm through-hole standoffs (SMT type).

Common Specifications

• Current capacity: 0.5A per pin

• Rated voltage: 50 VAC

• Insulation resistance: 100M or greater @ 500 VDC

• Temperature rating: -40°C ~ 85°C

• UL certification (ECBT2.E28476)

• Copper alloy (contacts)

• Housing: thermo-plastic molded compound (L.C.P.)

Express-HL2 Page 79

9.2 Thermal Solution

9.2.1 Heat Spreaders

The function of the heat spreader is to ensure an identical mechanical profile for all COM Express modules. By using a heat spreader, the thermal solution that is built on top of the module is compatible with all COM Express modules.

9.2.2 Heat Sinks

A heat sink can be used as a thermal solution for a specific COM Express module and can have a fan or be fanless, depending on the thermal requirements.

9.2.3 Installation

Install a heat spreader or heat sink using the following instructions.

Step 1: Before mounting the heatsink, install the required memory modules onto the SODIMM socket(s) on the COM Express module.

Step 2: Remove the protective membranes from the thermal pads.

Step 3: Assemble the heatsink onto the COM Express module.

Page 80 Express-HL2

Step 4: Use the four M2.5, L=6mm screws provided to fasten the heatsink to the module.

Step 5: Place the COM Express module and heatsink assembly onto the connectors on the carrier board as shown.

Then press down on the module until it is firmly seated on the carrier board.

Step 6: Use the five M2.5, L=16mm screws provided to secure the COM Express module to the carrier board from the solder side.

Step 7: If you are installing a heatsink with a fan, plug the fan connector into the carrier board as shown.

Express-HL2 Page 81

9.3 Mounting Methods

There are several standard ways to mount the COM Express module with a thermal solution onto a carrier board. In addition to the choice of 5 mm or 8mm board-to-board connectors, there is the choice of Top and Bottom mounting. In Top mounting, the threaded standoffs are on the carrier board and the thermal solution is equipped with through-hole standoffs. In Bottom mounting, the threaded standoffs are on the thermal solution and the carrier board has through-hole standoffs.

Page 82 Express-HL2

9.4 Standoff Types

The standoffs available for Top and Bottom mounting methods are shown below. Note that threaded standoffs are DIP type and throughhole standoffs are SMT type. Other types not listed are available upon request.

5mm through-hole standoff (SMT type) P/N: 33-72000-0050

8mm through-hole standoff (SMT type) P/N: 33-72000-0080

5mm threaded standoff (DIP type) P/N: 33-72016-0050

8mm threaded standoff (DIP type) P/N: 33-72015-0050

Express-HL2 Page 83

Safety Instructions

Read and follow all instructions marked on the product and in the documentation before you operate your system. Retain all safety and operating instructions for future use.

• Please read these safety instructions carefully.

• Please keep this User‘s Manual for later reference.

• Read the specifications section of this manual for detailed information on the operating environment of this equipment.

• When installing/mounting or uninstalling/removing equipment, turn off the power and unplug any power cords/cables.

• To avoid electrical shock and/or damage to equipment:

 Keep equipment away from water or liquid sources.  Keep equipment away from high heat or high humidity.  Keep equipment properly ventilated (do not block or cover ventilation openings).  Make sure to use recommended voltage and power source settings.  Always install and operate equipment near an easily accessible electrical socket-outlet.  Secure the power cord (do not place any object on/over the power cord).  Only install/attach and operate equipment on stable surfaces and/or recommended mountings.  If the equipment will not be used for long periods of time, turn off and unplug the equipment from its power source.

• Never attempt to fix the equipment. Equipment should only be serviced by qualified personnel.

Page 84 Express-HL2

Getting Service

ADLINK Technology, Inc.

Address: 9F, No.166 Jian Yi Road, Zhonghe District New Taipei City 235, Taiwan

Tel: +886-2-8226-5877 Fax: +886-2-8226-5717 Email: service@adlinktech.com

Ampro ADLINK Technology, Inc.

Address: 5215 Hellyer Avenue, #110, San Jose, CA 95138, USA Tel: +1-408-360-0200 Toll Free: +1-800-966-5200 (USA only) Fax: +1-408-360-0222 Email: info@adlinktech.com

ADLINK Technology (China) Co., Ltd.

Address: 300 Fang Chun Rd., Zhangjiang Hi-Tech Park,Pudong New Area Shanghai, 201203 China

Tel: +86-21-5132-8988 Fax: +86-21-5132-3588 Email: market@adlinktech.com

ADLINK Technology Beijing

Address: Rm. 801, Power Creative E, No. 1, B/D, Shang Di East Rd. Beijing, 100085 China

Tel: +86-10-5885-8666 Fax: +86-10-5885-8625 Email: market@adlinktech.com

ADLINK Technology Shenzhen

Address: 2F, C Block, Bldg. A1, Cyber-Tech Zone, Gao Xin Ave. Sec. 7, High-Tech Industrial Park S. Shenzhen, 518054 China

Tel: +86-755-2643-4858 Fax: +86-755-2664-6353 Email: market@adlinktech.com

LiPPERT ADLINK Technology GmbH

Address: Hans-Thoma-Strasse 11, D-68163, Mannheim, Germany Tel: +49-621-43214-0 Fax: +49-621 43214-30 Email: emea@adlinktech.com

Express-HL2 Page 85

ADLINK Technology, Inc. (French Liaison Office)

Address: 6 allée de Londres, Immeuble Ceylan

91940 Les Ulis, France Tel: +33 (0) 1 60 12 35 66 Fax: +33 (0) 1 60 12 35 66 Email: france@adlinktech.com

ADLINK Technology Japan Corporation

Address: KANDA374 Bldg. 4F, 3-7-4 Kanda Kajicho, Chiyoda-ku Tokyo 101-0045, Japan

Tel: +81-3-4455-3722 Fax: +81-3-5209-6013 Email: japan@adlinktech.com

ADLINK Technology, Inc. (Korean Liaison Office)

Address: 802, Mointer B/D, 326 Seocho-daero, Seocho-Gu, Seoul 137-881, Korea

Tel: +82-2-2057-0565 Fax: +82-2-2057-0563 Email: korea@adlinktech.com

ADLINK Technology Singapore Pte. Ltd.

Address: 84 Genting Lane #07-02A, Cityneon Design Centre Singapore 349584

Tel: +65-6844-2261 Fax: +65-6844-2263 Email: singapore@adlinktech.com

ADLINK Technology Singapore Pte. Ltd. (Indian Liaison Office)

Address: #50-56, First Floor, Spearhead Towers Margosa Main Road (between 16th/17th Cross), Malleswaram Bangalore - 560 055, India

Tel: +91-80-65605817, +91-80-42246107 Fax: +91-80-23464606 Email: india@adlinktech.com

ADLINK Technology, Inc. (Israeli Liaison Office)

Address: 27 Maskit St., Corex Building PO Box 12777 Herzliya 4673300, Israel

Tel: +972-77-208-0230 Fax: +972-77-208-0230 Email: israel@adlinktech.com

ADLINK Technology, Inc. (UK Liaison Office)

Tel: +44 774 010 59 65 Email: UK@adlinktech.com

Page 86 Express-HL2

ADLINK Express-HL2 User Manual

Specifications and Main Features

Frequently Asked Questions

User Manual

Express-HL2

Revision History

Preface

Table of Contents

1 Introduction

2 Specifications

2.1 Core System

2.2 Expansion Busses

2.3 Video

2.4 Audio

2.5 LAN

2.6 Multi I/O and Storage

2.7 TPM (Trusted Platform Module)

2.8 SEMA Board Controller

2.9 Debug

2.10 Power Specifications

2.11 Operating Temperatures

2.12 Environmental

2.13 Specification Compliance

2.14 Operating Systems

2.15 Function Diagram

2.16 Mechanical Drawing

3 Pinouts and Signal Descriptions

3.1 AB / CD Pin Definitions

3.2 Signal Description Terminology

3.3 AB Signal Descriptions

3.3.1 Audio Signals

3.3.2 Analog VGA

3.3.3 LVDS

3.3.4 Gigabit Ethernet

3.3.5 Serial ATA

3.3.6 PCI Express

3.3.7 Express Card

3.3.8 LPC Bus

3.3.9 USB

3.3.10 USB Root Segmentation

3.3.11 SPI (BIOS only)

3.3.12 Miscellaneous

3.3.13 SMBus

3.3.14 I2C Bus

3.3.15 General Purpose I/O (GPIO)

3.3.16 Serial Interface Signals

3.3.17 Power and System Management

3.3.18 Power and Ground

3.4 CD Signal Descriptions

3.4.1 PATA IDE

3.4.2 PCI

3.4.3 Module Type Definition

3.4.4 Power and Ground

4 Connector Pinouts on Module

4.1 40-pin Debug Connector

4.2 Status LEDs

4.3 XDP Debug header

4.4 Fan Connector

4.5 BIOS Setup Defaults Reset Button

4.6 Express-HL2 Switch Settings

4.6.1 Switch Locations

4.6.2 SW1: PCI Express Configuration Switch

4.6.3 SW4: LVDS Panel Configuration Switch

4.6.4 SW3: BIOS Select and Mode Configuration Switch

4.7 PCIe x16-to-two-x8 Adapter Card

5 Smart Embedded Management Agent (SEMA)

5.1 Board Specific SEMA Functions

5.1.1 Voltages

5.1.2 Main Current

5.1.3 BMC Status

5.1.4 Excep tion Codes

5.1.5 BMC Flags

6 System Resources

6.1 System Memory Map

6.2 Direct Memory Access Channels

6.3 I/O Map

6.4 Interrupt Request (IRQ) Lines

6.5 PCI Configuration Space Map

6.6 PCI Interrupt Routing Map

6.7 SMBus Slave Addresses