ADLINK Express-CB User Manual

Express-CB/CBE

User’s Manual

Manual Revision: 2.02
Revision Date: September 7, 2012
Part Number: 50-1J033-1010

Revision History

Release Date Change

2.00 Nov. 26, 2010 Initial Release

2.01 Feb. 22, 201 1 Update pinouts, add content for Express-CBE

2.02 Sept. 7, 2012 Add PCI Express x16 Configuration switch SWY1; remove VGA hotplug
feature

Express-CB User’s ManualPage 2

Table of Contents

Express-CB/CBE.............................................................................................................1

Preface ............................................................................................................................5

1 Introduction...............................................................................................................7

1.1 Description ...........................................................................................................................7

2 Specifications............................................................................................................8

2.1 General.................................................................................................................................8

2.2 Expansion Busses ...............................................................................................................8

2.3 Video ....................................................................................................................................9

2.4 Audio ....................................................................................................................................9

2.5 LAN.....................................................................................................................................10

2. 6 Multi I/O ..............................................................................................................................10

2. 7 Super I/O ............................................................................................................................10

2.8 TPM (Trusted Platform Module)........................................................................................10

2.9 Power Specifications .........................................................................................................10

2.10 Power Consumption ..........................................................................................................11

2.11 Operating Systems ............................................................................................................12

2.12 Mechanical and Environmental .........................................................................................12

3 Function Diagram ...................................................................................................13

4 Mechanical Dimensions..........................................................................................14

5 Pinout, Signal and Switch Descriptions.................................................................15

5. 1 COM Express® Type 2 compatible pinout ........................................................................15

5. 2 Carrier Board Design Guide ..............................................................................................15

5.3 Pin Definitions ....................................................................................................................16

5.4 Signal Descriptions............................................................................................................18

5. 5 PCI Express x16 Configuration..........................................................................................27

6 Embedded Functions..............................................................................................28

6.1 Watchdog Timer.................................................................................................................28

Page 3Express-CB User’s Manual

Page 3Express-IA533 User’s Manual Page 3Express-IA533 User’s ManualExpress-CB User’s Manual Page 3

6.2 GPIO ...................................................................................................................................29

6.3 Hardware Monitoring.........................................................................................................30

7 System Resources..................................................................................................31

7.1 System Memory Map.........................................................................................................31

7.2 Direct Memory Access Channels ......................................................................................31

7. 3 Legacy I/O Map..................................................................................................................32

7. 4 Interrupt Request (IRQ) Lines ...........................................................................................33

7. 5 PCI Configuration Space Map...........................................................................................35

7. 6 PCI Interrupt Routing Map .................................................................................................36

8 BIOS Setup Utility....................................................................................................37

8. 1 Starting the BIOS................................................................................................................37

8.2 Main Setup .........................................................................................................................38

8. 3 Advanced BIOS Setup .......................................................................................................41

8.5 Boot Configuration .............................................................................................................61

8.6 Security Setup....................................................................................................................63

8. 6 Save & Exit .........................................................................................................................64

9 BIOS Checkpoints, Beep Codes.............................................................................66

9.1 Status Code Ranges .......................................................................................................... 67

9.2 Standard Status Codes .....................................................................................................67

9.3 OEM-Reserved Status Code Ranges ...............................................................................73

Important Safety Instructions ........................................................................................................74

Getting Service ..............................................................................................................................76

Express-CB User’s ManualPage 4

Preface

Copyright 2010, 2011 ADLINK Technology, Inc.

This document contains proprietary information protected by copyright. All rights are
reserved. No part of this manual may be reproduced by any mechanical, electronic, or other
means in any form without prior written permission of the manufacturer.

Disclaimer

The information in this document is subject to change without prior notice in order to improve
reliability, design, and function and does not represent a commitment on the part of the
manufacturer.

In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential
damages arising out of the use or inability to use the product or documentation, even if advised
of the possibility of such damages.

Environmental Responsibility

ADLINK is committed to fulfill its social responsibility to global environmental preservation
through compliance with the European Union's Restriction of Hazardous Substances (RoHS)
directive and Waste Electrical and Electronic Equipment (WEEE) directive. Environmental
protection is a top priority for ADLINK. We have enforced measures to ensure that our products,
manufacturing processes, components, and raw materials have as little impact on the
environment as possible. When products are at their end of life, our customers are encouraged to
dispose of them in accordance with the product disposal and/or recovery programs prescribed by
their nation or company.

Trademarks

AMIBIOS®8 is a registered trademark of American Megatrends, Inc. COM Express™, and
PICMG® are registered trademarks of the PCI Industrial Computer Manufacturers Group.

Product names mentioned herein are used for identification purposes only and may be
trademarks and/or registered trademarks of their respective companies.

Page 5Express-CB User’s Manual

Page 5Express-IA533 User’s Manual Page 5Express-IA533 User’s ManualExpress-CB User’s Manual Page 5

Conventions

Take note of the following conventions used throughout this manual to make sure that users
perform certain tasks and instructions properly.

Additional information, aids, and tips that help users perform tasks.

Information to prevent minor physical injury, component damage, data loss,
and/or program corruption when trying to complete a task.

Information to prevent serious physical injury, component damage, data
loss, and/or program corruption when trying to complete a specific task.

Express-CB User’s ManualPage 6

1 Introduction

1.1 Description

The Express-CB and Express-CBE are COM Express™ COM.0 R1.0 Type 2 modules
supporting the 64-bit Intel® Core™ i7/i5 processor with CPU, memory controller, and
graphics processor on the same chip. Based on the latest Mobile Intel® QM57 Express
chipset, the Express-CB is specifically designed for customers who need high-level
processing and graphics performance in a long product life solution.

The Express-CB features the Intel® Core™ i7/i5 processor supporting Intel® Hyper-threading
Technology (2 cores, 4 threads) and up to 8GB of DDR3 dual-channel memory at 1066 MHz
(EEC on Express-CBE) to provide excellent overall performance. Intel® Flexible Display
Interface and Direct Media Interface provide high speed connectivity to the Intel® QM57
Express chipset.

Integrated graphics includes features such as OpenGL 2.1, DirectX10, and Intel® Dynamic
Video Memory Technology (Intel® DVMT 5.0). Graphics outputs include VGA, LVDS and
Embedded DisplayPort. The Express-CB is specifically designed for customers with high­performance processing graphics requirements who want to outsource the custom core logic
of their systems for reduced development time.

The Express-CB has dual stacked SODIMM sockets for up to 8 GB DDR3 memory. The Intel®
Mobile QM57 Express chipset integrates VGA and single/dual-channel 18/24-bit LVDS
display output. In addition to the onboard integrated graphics, a multiplexed PCI Express®
x16 Graphics bus is available for discrete graphics expansion, Embedded DisplayPort, or
general purpose x8, x4 or x1 PCI Express® connectivity.

The Express-CB features a single onboard Gigabit Ethernet port, up to eight USB 2.0 ports and
four SATA 3 Gb/s ports with optional support for RAID 0/1/5/10. Additional storage interfaces
include an optional SATA based Solid State Disk (8/16/32 GB), and a single IDE (PATA)
channel. Legacy support is also provided for 32-bit PCI, LPC, SMBus and I2C. The module is
equipped with an AMI EFI BIOS with CMOS backup, supporting embedded features such as
remote console, CMOS backup, hardware monitor, and watchdog timer.

The Express-CB is a RoHS compliant and lead-free product.

Page 7Express-CB User’s Manual

Page 7Express-IA533 User’s Manual Page 7Express-IA533 User’s ManualExpress-CB User’s Manual Page 7

2 Specifications

2.1 General

f CPU: Penryn Core PGA type

Intel® Core™ i7-610E Processor (4M Cache, 2.53 GHz) 35 W
Intel® Core™ i5-520E Processor (3M Cache, 2.40 GHz) 35 W
Intel® Core™ i7-620LE Processor (4M Cache, 2.00 GHz) 25 W
Intel® Core™ i7-620UE Processor (4M Cache, 1.06 GHz) 18 W
Intel® Celeron® Processor P4500 (2M Cache, 1.86 GHz) 35 W

f Memory: Dual stacked SODIMM socket memory supporting dual channel memory

bandwidth, max. 8 GB of 800/1066 MHz DDR3 (ECC on Express-CBE)

f Chipset: Mobile Intel® QM57 Express
f L2 Cache: 2 MB (Celeron® M), 4/3 MB (Intel® Core™ i7/i5)
f BIOS: AMI EFI with CMOS backup in 16 Mbit SPI BIOS
f Hardware Monitor: Supply voltages and CPU temperature
f Watchdog Timer: Programmable timer ranges to generate RESET

2.2 Expansion Busses

f On Processor:

- PCI Express x16 Graphics bus for discrete graphics solution
or General Purpose PCI Express (2 x8, 2 x4, or 2 x1)
or Embedded Display Port (eDP, see below)

f On Chipset:

- 7 PCI Express x1: 0/1/2/3/4/5 are free, 6 is occupied by GbE LAN
can be optionally configured as 1 x4 (on 0/1/2/3) and 2 x1 (4/5)

- 32-bit PCI: PCI ver. 2.3 at 33MHz, supporting 4 bus masters

- LPC bus: for optional connections to SIO, UART etc

f SMBus (system), I2C (user)

Express-CB User’s ManualPage 8

2.3 Video

f Core: Gen 5.75 with 12 execution units
f Integrated Graphics Features:

- DirectX 10 and OpenGL 2.1

- Intel® Dynamic Video Memory Technology (Intel® DVMT 5.0)

- Video capture via concurrent PCI Express x1 port

- PAVP (Protected Audio-Video Path) support for Protected Intel® HD Audio Playback

- High performance MPEG-2 decoding

- WMV9 (VC-1) and H.264 (AVC) support

- Hardware acceleration for MPEG2 VLD/iDCT

- Blu-ray support @ 40 Mb/s

- Hardware motion compensation

- Intermediate Z in classic rendering

f VGA Interface: Analog VGA support up to QXGA, 300MHz DAC
f LVDS Interface: Single or dual channel 18/24-bit at 25~112 MHz
f Embedded DisplayPort: One data pair supporting XGA (1024x768) over two wires

or two data pairs supporting SXGA (1280x1024) over four wires (see Note below).

Embedded DisplayPort (eDP)

DisplayPort is a VESA interface standard for digital display . It defines a new license-free, royalty-free, state­of-the-art digital audio/video interconnect, intended to be used primarily between a computer and its display
monitor, or a computer and a home-theater system. It features 1.62 Gb/s and 2.7 Gb/s transfer rates over 1,
2 or 4 data lanes, 8b 10b coding, Hot-Plug detect support and HDCP support. Embedded DisplayPort does
not offer all features of standard DisplayPort because embedded applications do not require features such
as link training, hot plug detection or logo testing. The eDP standard supports one data pair supporting
XGA (1024x768) over two wires. Optionally 4 wires can be used for two data pairs to support 1280x1024.

2.4 Audio

f Chipset: Integrated in Intel® I/O Controller Hub 9 Mobile (ICH9M)
f Audio Codec: on carrier (ALC888)

Page 9Express-CB User’s Manual

Page 9Express-IA533 User’s Manual Page 9Express-IA533 User’s ManualExpress-CB User’s Manual Page 9

2.5 LAN

f Chipset: Integrated in Intel® QM57 with Intel® 82577 PHY
f Interface: 10/100/1000 Mbps Ethernet operates in full-duplex at all supported speeds or

half-duplex at 10/100 Mbps; adheres to the IEEE 802.3x Flow Control Specification

2.6 Multi I/O

f PATA: SATA-to-PATA JM20330 controller on SATA channel 0, Master only
f SATA: Four ports SATA 3 Gb/s (2, 3, 4, 5)
f USB: Supports up to eight ports USB 2.0

2. 7 Super I/O

f Connected to LPC bus on carrier if needed

2.8 TPM (Trusted Platform Module)

f Chipset: Infineon SLB9635TT1.2
f Type: TPM 1.2

2.9 Power Specifications

f Input Power: AT mode (12 V +/- 5%) and ATX mode (12 V and 5 Vsb +/- 5%)
f Power States: supporting S0, S1, S3, S4, S5
f Smart Battery Support: yes

Express-CB User’s ManualPage 10

2.10 Power Consumption

The 12V measurement is power to the module only (excluding carrier board
power draw). The 5Vsb measurement (in S3/S5 mode) includes both module
power consumption plus active 5Vsb powered peripherals (such as PS/2
and USB) on the carrier that are needed for wakeup. Although all voltages
were measured, only 12 V and 5 VSB are relevant because they are the
only ones used by the Express module. The Idle power level was measured
under Windows XP with no applications running (login screen). Max Load
was measured under Windows XP running BurnIn software. Measurements
were made with two 1GB 1066 MHz DDR3 SODIMM memory modules installed.

Intel® Core™ i7-620UE, 1.06 GHz

Power State +12V +5V

Idle (Windows XP login) 0.70 A N.S. 8.4 W
Max. Load (Windows XP - BurnIn) 2.30 A N.S. 27.6 W
S1 (standby powered on) 0.97 A N.S. 1 1.6 W
S3 (suspend to RAM) - 0.28 A 1.4 W
S5 (soft off) - 0.18 A 0.9 W

SB

Power Consumption

Intel® Core™ i7-620LE, 2.00 GHz

Power State +12V +5V

Idle (Windows XP login) 0.74 A N.S. 8.9 W
Max. Load (Windows XP - BurnIn) 3.01 A N.S. 36.1 W
S1 (standby powered on) 1.08 A N.S. 13.0 W
S3 (suspend to RAM) - 0.29 A 1.5 W
S5 (soft off) - 0.17 A 0.9 W

SB

Power Consumption

Intel® Core™ i7-520E, 2.40 GHz

Power State +12V +5V

Idle (Windows XP login) 0.74 A N.S. 8.9 W
Max. Load (Windows XP - BurnIn) 3.30 A N.S. 39.6 W
S1 (standby powered on) 1.06 A N.S. 12.7 W
S3 (suspend to RAM) - 0.29 A 1.5 W
S5 (soft off) - 0.18 A 0.9 W

SB

Power Consumption

Page 11Express-CB User’s Manual

Page 11Express-IA533 User’s Manual Page 11Express-IA533 User’s ManualExpress-CB User’s Manual Page 11

Power Consumption (cont’d)

®

Core™ i7-610E, 2.40 GHz

Intel

Power State +12V +5V

Idle (Windows XP login) 0.76 A N.S. 9.1 W
Max. Load (Windows XP - BurnIn) 3.10 A N.S. 37.2 W
S1 (standby powered on) 1.13 A N.S. 13.6 W
S3 (suspend to RAM) - 0.28 A 1.4 W
S5 (soft off) - 0.17 A 0.9 W

CMOS Battery Power Consumption

Current (+3V) Power

3.2 µA 0.0000096 W

2.11 Operating Systems

f Standard Support

- Windows XP 32/64-bit

- Windows Vista 32/64-bit

- Windows Server 2003/2008

SB

Power Consumption

f Extended Support (BSP)

- Embedded XP BSP

- WinCE 6.0 BSP

- AIDI I2C Library for Win32, WinCE and Linux

2.12 Mechanical and Environmental

f Form Factor and Type: PICMG COM.0, COM Express™ Basic form factor
f Compatibility: PICMG COM.0 R1, Type 2 pinout
f Dimensions: 95 x 125 mm
f Standard Operating Temperature: 0°C to 60°C
f Relative Humidity: up to 90% at 60°C

Express-CB User’s ManualPage 12

3 Function Diagram

AB

LAN

CRT

LVDS

Audio

Intel

LAN (occupies PCIe x1 port 6)

PHY

82577LM

PCIe x1 (port 0/1/2/3/4/5)

SATA (4 ports)

CPU

DMI

CRT VGA

LVDS

dual 18/24-bit

HD Audio

GbE
MAC

PCI-E x1

6x

SATA 2

8x

USB

2.0

Core i7
Core i5

PCIe x16 Gfx

PCIe 2 x8

Embedded

DisplayPort

Embedded
Graphics Core

SDVO

HDMI x3

DVI x3

DisplayPort x3

PCH

QM57

SATA (1 port)

GPIO

SPI

SMBus

DDR-3

Memory

Controller

(eDP)

FDI

PCI

33 MHz

v2.3

LPC

Channel A

Channel B

JM330

SATA to PATA

DDR3 SODIMM

800/1066/1333

DDR3 SODIMM

800/1066/1333

CD

PATA IDE

PCI

USB

SMBus

LPC

MAX6621

Mon(T)

GPIO

I2C BC

I2C to GPIO

LM87

Mon(T/V)

BIOS

Test

header

TPM

Page 13Express-CB User’s Manual

Page 13Express-IA533 User’s Manual Page 13Express-IA533 User’s ManualExpress-CB User’s Manual Page 13

4 Mechanical Dimensions

121

80

0

4

50.3

95

91

4

connector on bottom side

6

2.7

4

121

125

54.08

35.5

0
4

6

18

39

50.3

91

TOP VIEW

All tolerances ± 0.05 mm
Other tolerances ± 0.2 mm

Express-CB User’s ManualPage 14

5 Pinout, Signal and Switch Descriptions

5.1 COM Express® Type 2 compatible pinout

All signals on AB and CD connectors of the Express-CB comply with pinouts and conventions
used in the original “PICMG® COM.0 R1.0: COM Express® Module Base Specification”.

AB Connector

1 Gigabit Ethernet port
LPC interface
4 Serial ATA channels
High Definition Audio
8 USB 2.0 ports
5 PCI Express Lanes x1
Dual 24-bit LVDS channels
Analog VGA
8 GPIO pins
SMBus and I2C bus
+12V primary power input
+5V standby and 3V RTC

125mm.

CD Connector

Parallel A T A, IDE port

alternate definition assigns this to
2 additional Gigabit Ethernet ports

32-bit PCI v2.3 bus

alternate definition assigns this to

95mm.

CD
AB

The above function mappings are a generic description of COM Express pinouts, and not
necessarily supported on the module described in this manual.

10 additional PCI Express x1
lanes

PCI Express x16 for Graphics

these pins can also be assigned
to two SDVO extensions
(multiplexed)

Power / Thermal control
+12V primary power input

5.2 Carrier Board Design Guide

The PICMG COM Express Carrier Design Guide is a
160-page document that provides information on
designing a custom carrier board for COM Express
modules. The design guide includes reference
schematics for the external circuitry required to
implement the various COM Express peripheral
functions, explains how to extend the supported buses,
and how to add additional peripherals and expansion
slots to a COM Express-based system. You can
download the document Carrier Design Guide at:
http://www.adlinktech.com/ccps/picmg_comdg_100.pdf

Page 15Express-CB User’s Manual

Page 15Express-IA533 User’s Manual Page 15Express-IA533 User’s ManualExpress-CB User’s Manual Page 15

5.3 Pin Definitions

Pinouts for:

D1

D110

C D

C1

C110

B1

COM.0 R1.0 Type 2

A1

B110

A110

A B

Row A Row B Row C Row D

Pin No . Pin Na me Pin No . Pin N ame Pin No. Pin Name Pin No. Pin Na me
A1 GND (FIXE D) B1 GND (FIXED) C1 GND FIXED) D1 GND FIXED)

A2 GBE0_MDI3- B2 GBE0_ACT# C2 IDE_D7 D2 IDE_D5
A3 GBE0_MDI3+ B3 LPC_FRAME# C3 IDE_D6 D3 IDE_D10
A4 GBE0_LINK100# B4 LPC_AD0 C4 IDE_D3 D4 IDE_D11
A5 GBE0_LINK1000# B5 LPC_AD1 C5 IDE_D15 D5 IDE_D12
A6 GBE0_MDI2- B6 LPC_AD2 C6 IDE_D8 D6 IDE_D4
A7 GBE0_MDI2+ B7 LPC_AD3 C7 IDE_D9 D7 IDE_D0
A8 GBE0_LINK# B8 LPC_DRQ0# C8 IDE_D2 D8 IDE_REQ
A9 GBE0_MDI1- B9 LPC_DRQ1# C9 IDE_D13 D9 IDE_IOW#
A10 GBE0_MDI1+ B10 LPC_CLK C10 IDE_D1 D10 IDE_ACK#
A11 GND (FIXED) B11 GND (FIXED) C11 GND (FIXED) D11 GND (FIXED)
A12 GBE0_MDI0- B12 PWRBTN# C12 IDE_D14 D12 IDE_IRQ
A13 GBE0_MDI0+ B13 SMB_CK C13 IDE_IORDY D13 IDE_A0
A14 GBE0_CTREF B14 SMB_DAT C14 IDE_IOR# D14 IDE_A1
A15 SUS_S3# B15 SMB_ALERT# C15 PCI_PME# D15 IDE_A2
A16 SATA0_TX+ B16 SATA1_TX+ C16 PCI_GNT2# D16 IDE_CS1#
A17 SATA0_TX- B17 SATA1_TX- C17 PCI_REQ2# D17 IDE_CS3#
A18 SUS_S4# B18 SUS_STAT# C18 PCI_GNT1# D18 IDE_RESET#
A19 SATA0_RX+ B19 SATA1_RX+ C19 PCI_REQ1# D19 PCI_GNT3#
A20 SATA0_RX- B20 SATA1_RX- C 20 PCI_GNT0# D20 PCI_REQ3#
A21 GND (FIXED) B21 GND (FIXED) C21 GND (FIXED) D21 GND (FIXED)
A22 SATA2_TX+ B22 SATA3_TX+ C22 PCI_REQ0# D22 PCI_AD1
A23 SATA2_TX- B23 SATA3_TX- C23 PCI_RESET# D23 PCI_AD3
A24 SUS_S5# B24 PWR_OK C24 PCI_AD0 D24 PCI_AD5
A25 SATA2_RX+ B25 SATA3_RX+ C25 PCI_AD2 D25 PCI_AD7
A26 SATA2_RX- B26 SATA3_RX- C26 PCI_AD4 D26 PCI_C/BE0#
A27 BATLOW# B27 WDT C27 PCI_AD6 D27 PCI_AD9
A28 ATA_ACT# B28 AC_SDIN2 C28 PCI_AD8 D28 PCI_AD11
A29 AC_SYNC B29 AC_SDIN1 C29 PCI_AD10 D29 PCI_AD13
A30 AC_RST# B30 AC_SDIN0 C30 PCI_AD12 D30 PCI_AD15
A31 GND (FIXED) B31 GND (FIXED) C31 GND (FIXED) D31 GND (FIXED)
A32 AC_BITCLK B32 SPKR C32 PCI_AD14 D32 PCI_PAR
A33 AC_SDOUT B33 I2C_CK C33 PCI_C/BE1# D33 PCI_SERR#
A34 BIOS_DISABLE# B34 I2C_DAT C34 PCI_PERR# D34 PCI_STOP#
A35 THRMTRIP# B35 THRM# C35 PCI_LOCK# D35 PCI_TRDY#
A36 USB6- B36 USB7- C36 PCI_DEVSEL# D36 PCI_FRAME#
A37 USB6+ B37 USB7+ C37 PCI_IRDY# D37 PCI_AD16
A38 USB_6_7_OC# B38 USB_4_5_OC# C38 PCI_C/BE2# D38 PCI_AD18
A39 USB4- B39 USB5- C39 PCI_AD17 D39 PCI_AD20
A40 USB4+ B40 USB5+ C40 PCI_AD19 D40 PCI_AD22
A41 GND (FIXED) B41 GND (FIXED) C41 GND (FIXED) D41 GND (FIXED)
A42 USB2- B42 USB3- C42 PCI_AD21 D42 PCI_AD24
A43 USB2+ B43 USB3+ C43 PCI_AD23 D43 PCI_AD26
A44 USB_2_3_OC# B44 USB_0_1_OC# C44 PCI_C/BE3# D44 PCI_AD28
A45 USB0- B45 USB1- C45 PCI_AD25 D45 PCI_AD30
A46 USB0+ B46 USB1+ C46 PCI_AD27 D46 PCI_IRQC#
A47 VCC_RTC B47 EXCD1_PERST# C47 PCI_AD29 D47 PCI_IRQD#
A48 EXCD0_PERST# B48 EXCD1_CPPE# C48 PCI_AD31 D48 PCI_CLKRUN#
A49 EXCD0_CPPE# B49 SYS_RESET# C49 PCI_IRQA# D49 PCI_M66EN (GND)
A50 LPC_SERIRQ B50 CB_RESET# C50 PCI_IRQB# D50 PCI_CLK

Express-CB User’s ManualPage 16

Row A Row B Row C Row D

Pin No . Pin Na me Pin No . Pin N ame Pin No. Pin Name Pin No. Pin Na me
A51 GND (FIXED) B51 GND (FIXED) C51 GND (FIXED) D51 GND (FIXED)

A52 PCIE_TX5+ B52 PCIE_RX5+ C52 PEG_RX0+ D52 PEG_TX0+
A53 PCIE_TX5- B53 PCIE_RX5- C53 PEG_RX0- D53 PEG_TX0­A54 GPI0 B54 GPO1 C54 TYPE0# D54 PEG_LANE_RV#
A55 PCIE_TX4+ B55 PCIE_RX4+ C55 PEG_RX1+ D55 PEG_TX1+
A56 PCIE_TX4- B56 PCIE_RX4- C56 PEG_RX1- D56 PEG_TX1­A57 GND B57 GPO2 C57 TYPE1# D57 TYPE2#
A58 PCIE_TX3+ B58 PCIE_RX3+ C58 PEG_RX2+ D58 PEG_TX2+
A59 PCIE_TX3- B59 PCIE_RX3- C59 PEG_RX2- D59 PEG_TX2­A60 GND (FIXED) B60 GND (FIXED) C60 GND (FIXED) D60 GND (FIXED)
A61 PCIE_TX2+ B61 PCIE_RX2+ C61 PEG_RX3+ D61 PEG_TX3+
A62 PCIE_TX2- B62 PCIE_RX2- C62 PEG_RX3- D62 PEG_TX3­A63 GPI1 B63 GPO3 C63 RSVD D63 RSVD
A64 PCIE_TX1+ B64 PCIE_RX1+ C64 RSVD D64 RSVD
A65 PCIE_TX1- B65 PCIE_RX1- C65 PEG_RX4+ D65 PEG_TX4+
A66 GND B66 WAKE0# C66 PEG_RX4- D66 PEG_TX4­A67 GPI2 B67 WAKE1# C67 RSVD D67 GND
A68 PCIE_TX0+ B68 PCIE_RX0+ C68 PEG_RX5+ D68 PEG_TX5+
A69 PCIE_TX0- B69 PCIE_RX0- C69 PEG_RX5- D69 PEG_TX5­A70 GND (FIXED) B70 GND (FIXED) C70 GND (FIXED) D70 GND (FIXED)
A71 LVDS_A0+ B71 LVDS_B0+ C71 PEG_RX6+ D71 PEG_TX6+
A72 LVDS_A0- B72 LVDS_B0- C72 PEG_RX6- D72 PEG_TX6­A73 LVDS_A1+ B73 LVDS_B1+ C73 SDVO_DATA
A74 LVDS_A1- B74 LVDS_B1- C74 PEG_RX7+ D74 PEG_TX7+
A75 LVDS_A2+ B75 LVDS_B2+ C75 PEG_RX7- D75 PEG_TX7­A76 LVDS_A2- B76 LVDS_B2- C76 GND D76 GND
A77 LVDS_VDD_EN B77 LVDS_B3+ C77 RSVD D77 IDE_CBLID#
A78 LVDS_A3+ B78 LVDS_B3- C78 PEG_RX8+ D78 PEG_TX8+
A79 LVDS_A3- B79 LVDS_BKLT_EN C79 PEG_RX8- D79 PEG_TX8­A80 GND (FIXED) B80 GND (FIXED) C80 GND (FIXED) D80 GND (FIXED)
A81 LVDS_A_CK+ B81 LVDS_B_CK+ C81 PEG_RX9+ D81 PEG_TX9+
A82 LVDS_A_CK- B82 LVDS_B_CK- C82 PEG_RX9- D82 PEG_TX9­A83 LVDS_I2C_CK B83 LVDS_ BKLT_CTRL C83 RSVD D83 RSVD
A84 LVDS_I2C_DAT B84 VCC_5V_SBY C84 GND D84 GND
A85 GPI3 B85 VCC_5V_SBY C85 PEG_RX10+ D85 PEG_TX10+
A86 KBD_RST# B86 VCC_5V_SBY C86 PEG_RX10- D86 PEG_TX10­A87 KBD_A20GATE B87 VCC_5V_SBY C87 GND D87 GND
A88 PCIE0_CK_REF+ B88 RSVD C88 PEG_RX11+ D88 PEG_TX11+
A89 PCIE0_CK_REF- B89 VGA_RED C89 PEG_RX11- D89 PEG_TX11­A90 GND (FIXED) B90 GND (FIXED) C90 GND (FIXED) D90 GND (FIXED)
A91 RSVD B91 VGA_GRN C91 PEG_RX12+ D91 PEG_TX12+
A92 RSVD B92 VGA_BLU C92 PEG_RX12- D92 PEG_TX12­A93 GPO0 B93 VGA_HSYNC C93 GND D93 GND
A94 RSVD B94 VGA_VSYNC C94 PEG_RX13+ D94 PEG_TX13+
A95 RSVD B95 VGA_I2C_CK C95 PEG_RX13- D95 PEG_TX13­A96 GND B96 VGA_I2C_DAT C96 GND D96 GND
A97 VCC_12V B97 TV_DAC_A
A98 VCC_12V B98 TV_DAC_B
A99 VCC_12V B99 TV_DAC_C
A100 GND (FIXED) B100 GND (FIXED) C 1 00 GND (FIXED) D100 GND (FIXED)
A101 VCC_12V B101 VCC_12V C101 PEG_RX15+ D101 PEG_TX15+
A102 VCC_12V B102 VCC_12V C102 PEG_RX15- D102 PEG_TX15­A103 VCC_12V B103 VCC_12V C103 GND D103 GND
A104 VCC_12V B104 VCC_12V C104 VCC_12V D104 VCC_12V
A105 VCC_12V B105 VCC_12V C105 VCC_12V D105 VCC_12V
A106 VCC_12V B106 VCC_12V C106 VCC_12V D106 VCC_12V
A107 VCC_12V B107 VCC_12V C107 VCC_12V D107 VCC_12V
A108 VCC_12V B108 VCC_12V C108 VCC_12V D108 VCC_12V
A109 VCC_12V B109 VCC_12V C109 VCC_12V D109 VCC_12V
A110 GND (FIXED) B110 GND (FIXED) C 1 10 GND (FIXED) D110 GND (FIXED)

C97 RSVD D97 PEG_ENABLE#
C98 PEG_RX14+ D98 PEG_TX14+
C99 PEG_RX14- D99 PEG_TX14-

D73 SDVO_CLK

XXX Strikethrough pin names indicates that the signal is not supported on this module.

Page 17Express-CB User’s Manual

Page 17Express-IA533 User’s Manual Page 17Express-IA533 User’s ManualExpress-CB User’s Manual Page 17

5.4 Signal Descriptions

Pin Signal Description Type PU/PD Comment

A1 GND Ground PWR - ­A2 GBE0_MDI3- Ethernet Media Dependent Interface - I/O - DP - ­A3 GBE0_MDI3+ Ethernet Media Dependent Interface + I/O - DP - ­A4 GBE0_LINK100# Ethernet Speed LED (100Mb) OD - On at 100Mb/s
A5 GBE0_LINK1000# Ethernet Speed LED (1000Mb) OD - On at 1000Mb/s
A6 GBE0_MDI2- Ethernet Media Dependent Interface - I/O - DP - ­A7 GBE0_MDI2+ Ethernet Media Dependent Interface + I/O - DP - ­A8 GBE0_LINK# LAN Link LED O-3.3 -

A9 GBE0_MDI1- Ethernet Media Dependent Interface - I/O - DP - ­A10 GBE0_MDI1+ Ethernet Media Dependent Interface + I/O - DP - ­A11 GND Ground PWR - ­A12 GBE0_MDI0- Ethernet Media Dependent Interface - I/O - DP - ­A13 GBE0_MDI0+ Ethernet Media Dependent Interface + I/O - DP - ­A14 GBE0_CTREF ETHCTREF O-1,8 - ­A15 SUS_S3# PM_SLP_S#3 O-3.3 - ­A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32
A33
A34
A35
A36
A37
A38
A39
A40
A41
A42
A43
A44
A45
A46
A47
A48
A49
A50
A51
A52
A53
A54
A55

SATA0_TX+

SATA0_TX-

SUS_S4#

SATA0_RX+

SATA0_RX-

GND

SATA2_TX+

SATA2_TX-

SUS_S5#

SATA2_RX+

SATA2_RX-

BATLOW#

ATA_ACT#

AC_SYNC

AC_RST#

GND
AC_BITCLK
AC_SDOUT

BIOS_DISABLE#

THRMTRIP#

USB6-

USB6+

USB_6_7_OC#

USB4-

USB4+

GND

USB2-

USB2+

USB_2_3_OC#

USB0-

USB0+

VCC_RTC

EXCD0_PERST#

EXCD0_CPPE#

LPC_SERIRQ

GND
PCIE5_TX+

PCIE5_TX-

GPI0
PCIE4_TX+

SATA0_TX+ | SATA 0 Transmit Data + O - DP - ­SATA0_TX- | SATA 0 Transmit Data - O - DP - ­PM_SLP_S#4 O-3.3 - ­SATA0_RX+ | SATA 0 Receive Data + I - DP - ­SATA0_RX - | SATA 0 Receive Data - I - DP - ­Ground PWR - ­SATA2_TX+ | SATA 2 Transmit Data + O - DP - ­SATA2_TX- | SATA 2 Transmit Data - O - DP - ­PM_SLP_S#5 O-3.3 - ­SATA2_RX+ | SATA 2 Receive Data + I - DP - ­SATA2_RX- | SATA 2 Receive Data - I - DP - ­PM_BATLOW# | Battery Low I-3.3 PU 8k2 3.3Vsb ­ATA_LED# | SATA LED O-3.3 PU 10k 3.3V
AC_SYNC | A C'97 Sync O- 3.3 - int. PD 20k in QM 57
AC_RST# | AC'97 Reset O-3.3 - int. PD 20k in QM57
Ground PWR ­AC_BITCLK | AC'97 Clock O-3.3 - int. PD 20k in QM57
AC_SDATAOUT | AC'97 Data O-3.3 - int. PD 20k in QM57
BIOS_DISABLE# I-3.3 PU 10k 3.3Vsb ­PM_THRMTRIP#_CON O-3.3 PU 330 3.3V ­USB_PN6 | USB Data – Port6 I/O - DP - int. PD 20k in QM57
USB_PP6 | USB Data + Port6 I/O - DP - int. PD 20k in QM57
USB_OC#_6_7 | USB OverCurrent Port 6/7 I-3.3 PU 10k 3.3Vsb ­USB_PN4 | USB Data - Port4 I/O - DP - int. PD 2 0k in QM57
USB_PP4 | USB Data + Port4 I/O - DP - int. PD 20k in QM57
Ground PWR - ­USB_PN2 | USB Data - Port2 I/O - DP - int. PD 2 0k in QM57
USB_PP2 | USB Data + Port2 I/O - DP - int. PD 20k in QM57
USB_OC#_2_3 | USB OverCurrent Port 2/3 I-3.3 PU 10k 3.3Vsb
USB_PN0 | USB Data - Port0 I/O - DP - int. PD 2 0k in QM57
USB_PP0 | USB Data + Port0 I/O - DP - int. PD 20k in QM57
V_BAT PWR - ­Express Card Support [0]|card reset O-3.3 PU 10k 3.3Vsb ­Expr ess Card Support [0]| capable request I-3.3 PU 10k 3.3V ­INT_SERIRQ | Serial Interrupt Request IO-3.3 PU 10k 3.3V ­Ground PWR - ­PCI Express 5 Transmit + O - DP - ­PCI Express 5 Transmit - O - DP - ­General Purpose Input 0 I-3.3 PU 10k 3.3Vsb ­PCI Express 4 Transmit + O - DP - -

Row A

Express-CB User’s ManualPage 18

Signal Descriptions (cont’d)

Row A

Pin Signal Description Type PU/PD Comment

A56
A57
A58
A59
A60
A61
A62
A63
A64
A65
A66
A67
A68
A69
A70
A71
A72
A73
A74
A75
A76
A77
A78
A79
A80
A81
A82
A83
A84
A85
A86
A87
A88
A89
A90
A91
A92
A93
A94
A95
A96
A97
A98

A99
A100
A101
A102
A103
A104
A105
A106
A107
A108
A109
A110

PCIE4_TX-

GND

PCIE3_TX+

PCIE3_TX-

GND

PCIE2_TX+

PCIE2_TX-

GPI1

PCIE1_TX+

PCIE1_TX-

GND

GPI2

PCIE0_TX+

PCIE0_TX-

GND
LVDS_A0+
LVDS_A0­LVDS_A1+
LVDS_A1­LVDS_A2+
LVDS_A2-

LVDS_VDD_EN

LVDS_A3+
LVDS_A3-

GND

LVDS_A_CK+

LVDS_A_CK-

LVDS_I2C_CK

LVDS_I2C_DAT

GPI3

KBD_RST#
KBD_A20GATE
PCIE_CK_REF+
PCIE_CK_REF-

GND
RSVD
RSVD
GPO0
RSVD
RSVD

GND

VCC_12V
VCC_12V
VCC_12V

GND

VCC_12V
VCC_12V
VCC_12V
VCC_12V
VCC_12V
VCC_12V
VCC_12V
VCC_12V
VCC_12V

GND

PCI Express 4 Transmit - O - DP - ­Ground PWR - ­PCI Express 3 Transmit + O - DP - ­PCI Express 3 Transmit - O - DP - ­Ground PWR - ­PCI Express 2 Transmit + O - DP - ­PCI Express 2 Transmit - O - DP - ­General Purpose Input 1 I-3.3 PU 10k 3.3Vsb ­PCI Express 1 Transmit + O - DP - ­PCI Express 1 Transmit - O - DP - ­Ground PWR - ­General Purpose Input 2 I-3.3 PU 10k 3.3Vsb ­PCI Express 0 + O - DP - ­PCI Express 0 - O - DP - ­Ground PWR - ­LVDS_AP0 | LVDS Channel A O - DP - ­LVDS_AN0 | LVDS Channel A O - DP - ­LVDS_AP1 | LVDS Channel A O - DP - ­LVDS_AN1 | LVDS Channel A O - DP - ­LVDS_AP2 | LVDS Channel A O - DP - ­LVDS_AN2 | LVDS Channel A O - DP - ­LVDS_VDDEN | LVDS Panel Power O-2,5 PD 10k ­LVDS_AP3 | LVDS Channel A O - DP - ­LVDS_AN3 | LVDS Channel A O - DP - ­Ground PWR - ­LVDS_CLKAP | LVDS Channel A O - DP - ­LVDS_CLKAN | LVDS Channel A O - DP - ­LV DS_DDCPCLK | JILI I2C Clock IO-3.3 PU 2k2 3.3V ­LVDS_DDCPDATA | JILI I2C Data IO-3.3 PU 2k2 3.3V ­General Purpose Input 3 I-3.3 PU 10k 3.3Vsb ­H_RCIN# | Keyboard R eset I-3.3 PU 10k 3.3V ­H_A20GATE I-3.3 PU 8k2 3.3V ­CLK_PCIE_REF P O - DP - ­CLK_PCIE_REF N O - DP - ­Ground PWR - ­NC NC - ­NC NC - ­General Purpose Output 0 O-3.3 PU 10k 3.3Vsb ­NC NC - ­NC NC - ­Ground PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Ground PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Ground PWR - -

Page 19Express-CB User’s Manual

Page 19Express-IA533 User’s Manual Page 19Express-IA533 User’s ManualExpress-CB User’s Manual Page 19

Signal Descriptions (cont’d)

_

_RX-

_

AC_

_

_

Row B

Pin Signal Description Type PU/PD Comment

B1 GND Ground PWR - ­B2 GBE0_ACT# LAN_ACTLED# | Ethernet Activity LED OD PU 1k 3.3V ­B3 LPC_FRAME# LPC_FRAME# | LPC Frame Indicator O-3.3 - ­B4 LPC_AD0 LPC_AD0 | LPC Adre ss & DATA Bus IO-3.3 ­B5 LPC_AD1 LPC_AD1 | LPC Adre ss & DATA Bus IO-3.3 ­B6 LPC_AD2 LPC_AD2 | LPC Adre ss & DATA Bus IO-3.3 ­B7 LPC_AD3 LPC_AD3 | LPC Adre ss & DATA Bus IO-3.3 ­B8 LPC_DRQ0# SIO_DRQ#0 | LPC Serial DMA Request 0 I-3.3 - int. PU 20k in QM57

B9 LPC_DRQ1# SIO_DRQ#1 | LPC Serial DMA Request 1 I-3.3 - int. PU 20k in QM57
B10 LPC_CLK CLK_SIOE XTPCI O-3.3 - ­B11 GND Ground I-3.3 - ­B12 PWRBTN# Power Button I-5 PU 10k 3.3Vsb ­B13 SMB_C K SMBUS Clock O- 3 .3 PU 2k2 3.3Vsb ­B14 SMB_DAT S MBUS Data IO-3.3 PU 2k2 3.3Vsb ­B15 SMB_ALERT# SMB_ALERT# I-3.3 PU 10k 3.3Vsb ­B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32
B33
B34
B35
B36
B37
B38
B39
B40
B41
B42
B43
B44
B45
B46
B47
B48
B49
B50
B51
B52
B53
B54
B55

SATA1

TX+

SATA1_TX­SUS_STAT#
SATA1_RX+

SATA1

GND

SATA3_TX+

SATA3_TX-

PWR_OK

SATA3

RX+

SATA3_RX-

WDT

AC_SDIN2

SDIN1

AC_SDIN0

GND

SPKR

I2C_CK

I2C

DAT

THRM#

USB7-

USB7+

USB_4_5_OC#

USB5-

USB5+

GND

USB3-

USB3+

USB_0_1_OC#

USB1-

USB1+

EXCD1_PERST#

EXCD1

CPPE#

SYS_RESET#

CB_RESET#

GND
PCIE5_RX+
PCIE5_RX-

GPO1

PCIE4_RX+

SATA1_TX+ | SATA 1 Transmit Data + O - DP - ­SATA1_TX- | SATA 1 Transmit Data - O - DP - ­PM_SUS_ STAT# O-3.3 - ­SATA1_RX+ | SATA 1 Receive Data + I - DP - ­SATA1_RX - | SATA 1 Receive Data - I - DP - ­Ground PWR - ­SATA3_TX+ | SATA 3 Transmit Data + O - DP - ­SATA3_TX- | SATA 3 Transmit Data - O - DP - ­Power OK I,3 .3 P U 10k 3.3Vsb ­SATA3_RX+ | SATA 3 Receive Data + I - DP - ­SATA3_RX - | SATA 3 Receive Data - I - DP - ­Watch Dog Timer O-3.3 ­AC_SDATAIN2 I-3.3 - int. PD 20k in QM57
AC_SDATAIN1 I-3.3 - int. PD 20k in QM57
AC_SDATAIN0 I-3.3 - int. PD 20k in QM57
Ground PWR ­AC_SPKR O-3.3 - in t. PD 20k in QM57
I2CLK O-3.3 PU 10k 3.3V ­I2DAT IO-3.3 PU 10k 3.3V ­PM THRM# CON | Over Temperature I-3.3 ­USB_PN7 | USB Data – Port7 I/O - DP - int. PD 20k in QM57
USB_PP7 | USB Data + Port7 I/O - DP - int. PD 20k in QM57
USB_OC#_4_5 | USB OverCurrent Port I-3.3 PU 10k 3.3Vsb
USB_PN5 | USB Data- Port5 I/O - DP - int. PD 20k in QM57
USB_PP5 | USB Data+ Port5 I/O - DP - int. PD 20k in QM57
Ground I-3.3 - ­USB_PN3 | USB Data- Port3 I/O - DP - int. PD 20k in QM57
USB_PP3 | USB Data+ Port3 I/O - DP - int. PD 20k in QM57
USB_OC#_0_1 | USB OverCurrent Port I-3.3 PU 10k 3.3Vsb ­USB_PN1 | USB Data- Port1 I/O - DP - int. PD 20k in QM57
USB_PP1 | USB Data+ Port1 I/O - DP - int. PD 20k in QM57
Express Card Support [1]|card reset O-3.3 PU 10k 3.3Vsb ­Expr ess Card Support [1]| capable c. I-3.3 PU 10k 3.3V ­ETX_SYS_RESET# | Reset Input I-3.3 PU 10k 3.3Vsb ­PCI_RST# | PC I Bus Reset O-3.3 - ­Ground PWR - ­PCI Express 5 Recieve + I - DP - ­PCI Express 5 Receive - I - DP - ­General Purpose Output 1 O-3.3 PU 10k 3.3Vsb ­PCI Express 4 Recieve + I - DP - -

Express-CB User’s ManualPage 20

Signal Descriptions (cont’d)

_

_

_

Row B

Pin Signal Description Type PU/PD Comment

B56
B57
B58
B59
B60
B61
B62
B63
B64
B65
B66
B67
B68
B69
B70
B71
B72
B73
B74
B75
B76
B77
B78
B79
B80
B81
B82
B83
B84
B85
B86
B87
B88
B89
B90
B91
B92
B93
B94
B95
B96
B97
B98

B99
B100
B101
B102
B103
B104
B105
B106
B107
B108
B109
B110

PCIE4_RX-

GPO2

PCIE3_RX+

PCIE3_RX-

GND

PCIE2_RX+

PCIE2_RX-

GPO3

PCIE1_RX+

PCIE1_RX-

WAKE0#
WAKE1#

PCIE0_RX+

PCIE0_RX-

GND

LVDS

B0+

LVDS_B0-

LVDS_B1+

LVDS_B1-

LVDS

B2+

LVDS_B2-

LVDS_B3+

LVDS_B3-

LVDS_BKLT_EN

GND

LVDS_B_CK+

LVDS_B_CK-

LVDS_BKLT_CTRL

VCC_5V_SBY
VCC_5V_SBY
VCC_5V_SBY
VCC_5V_SBY

RSVD

VGA

RED

GND

VGA_GRN

VGA_BLU
VGA_HSYNC
VGA_VSYNC

VGA_I2C_CK

VGA_I2C_DAT

RSVD
RSVD
RSVD

GND
VCC_12V
VCC_12V
VCC_12V
VCC_12V
VCC_12V
VCC_12V
VCC_12V
VCC_12V
VCC_12V

GND

PCI Express 4 Receive - I - DP - ­General Purpose Output 2 O-3.3 PU 10k 3.3Vsb ­PCI Express 3 Recieve + I - DP - ­PCI Express 3 Receive - I - DP - ­Ground PWR - ­PCI Express 2 Receive + I - DP - ­PCI Express 2 Receive - I - DP - ­General Purpose Output 3 O-3.3 PU 10k 3.3Vsb ­PCI Express 1 Receive + I - DP - ­PCI Express 1 Receive - I - DP - ­PCIE_W AK EI# I-3.3 PU 1k 3.3 V sb ­WAKE1# I-3.3 PU 10k 3.3Vsb ­PCI Express 0 Receive + I - DP - ­PCI Express 0 Receive - I - DP - ­Ground PWR - ­LVDS_BP0 | LVDS Channel B Data0+ O - DP - ­LVDS_BN0 | LVDS Channel B Data0- O - DP - ­LVDS_BP1 | LVDS Channel B Data1+ O - DP - ­LVDS_BN1 | LVDS Channel B Data1- O - DP - ­LVDS_BP2 | LVDS Channel B Data2+ O - DP - ­LVDS_BN2 | LVDS Channel B Data2- O - DP - ­LVDS_BP3 | LVDS Channel B Data3+ O - DP - ­LVDS_BN3 | LVDS Channel B Data3- O - DP - ­LVDS Panel Backlight Enable O-3.3 PD 100k ­Ground PWR - ­LVDS_CLKBP | LVDS Channel B O - DP - ­LVDS_CLKBM | LVDS Channel B O - DP - ­Backlight Brightness O-3.3 PD 100k ­5V Standby PWR - ­5V Standby PWR - ­5V Standby PWR - ­5V Standby PWR - ­NC
Analog Video RGB-RED OA PD 150R ­Ground PWR - ­Analog Video RGB-GREEN OA PD 150R ­Analog Video RGB-BLUE OA PD 150R ­Analog Video H-Sync O-3.3 - ­Analog Video V-Sync O-3.3 - ­Display Data Channel - Cl ock O - 3.3 ­Display Data Channel - Data IO- 3.3 ­NC
NC
NC
Ground PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Ground PWR - -

NC

NC
NC
NC

--

--

--

--

Page 21Express-CB User’s Manual

Page 21Express-IA533 User’s Manual Page 21Express-IA533 User’s ManualExpress-CB User’s Manual Page 21

Signal Descriptions (cont’d)

r

Row C

Pin Signal Description Type PU/PD Comment

C1
C2
C3
C4
C5
C6
C7
C8

C9
C10
C11
C12
C13
C14
C15
C16
C17
C18
C19
C20
C21
C22
C23
C24
C25
C26
C27
C28
C29
C30
C31
C32
C33
C34
C35
C36
C37
C38
C39
C40
C41
C42
C43
C44
C45
C46
C47
C48
C49
C50
C51
C52
C53
C54
C55

GND
IDE_D7
IDE_D6 IDE Data Bus
IDE_D3 IDE Data Bus

IDE_D15 IDE Data Bus

IDE_D8
IDE_D9 IDE Data Bus
IDE_D2 IDE Data Bus

IDE_D13 IDE Data Bus

IDE_D1 IDE Data Bus

GND

IDE_D14 IDE Data Bus

IDE_IORDY IDE I/O Ready

IDE_IOR# I/O read line to IDE device

PCI_PME#

PCI_GNT2#

PCI_REQ2# PCI Bus Re que st 2

PCI_GNT1# PCI Bus Grant 1

PCI_REQ1# PCI Bus Re que st 1

PCI_GNT0#

GND Ground

PCI_REQ0# PCI Bus Re qes t 0

PCI_RESET# PCI Bus Reset

PCI_AD0 PCI Adre ss & Data Bus line
PCI_AD2
PCI_AD4 PCI Adre ss & Data Bus line
PCI_AD6 PCI Adre ss & Data Bus line

PCI_AD8 PCI Adre ss & Data Bus line
PCI_AD10
PCI_AD12 PCI Adress & Data Bus line

GND Ground

PCI_AD14 PCI Adress & Data Bus line

PCI_C/ BE 1 # PCI Bus Command a nd By t e ena bles
PCI_PERR#
PCI_LOCK# PCI Bus Loc k

PCI_DEVSEL# PCI Bus Device Select

PCI_IRDY# PCI B us Bus Initiator Ready

PCI_C/BE2#

PCI_AD17 PCI Adress & Data Bus line
PCI_AD19 PCI Adress & Data Bus line

GND Ground
PCI_AD21 PCI Adress & Data Bus line
PCI_AD23

PCI_C/ BE 3 # PCI Bus Command a nd By t e ena bles

PCI_AD25 PCI Adress & Data Bus line
PCI_AD27 PCI Adress & Data Bus line
PCI_AD29
PCI_AD31

PCI_IRQA# PCI Bus Interrupt Request A
PCI_IRQB# PCI Bus Interrupt Request B

GND Ground

PEG_RX0+

PEG_RX0- PCIe 0 Recieve -

TYPE0# Module type ID pin 0

PEG_RX1+ PCIe 1 Recieve +

Ground PWR - ­IDE Data Bus

IDE Data Bus

Ground

PCI Power Management Event
PCI Bus Gra n t 2

PCI Bus Gra n t 0

PCI Adre ss & Data Bus line

PCI Adre ss & Data Bus line

PCI Bus Gra n t Erro

PCI Bus Co mm and a nd Byte en ables

PCI Adre ss & Data Bus line

PCI Adre ss & Data Bus line
PCI Adre ss & Data Bus line

PCIe 0 Recieve +

IO PD 10k ­IO - ­IO - ­IO - ­IO - ­IO - ­IO - ­IO - ­IO - -

PWR - -

IO - -

I-3.3

O-3.3 -

IO-3.3 int. PU 20k in QM57

O-3.3 int. PU 20k in QM57

I-3.3

O-3.3 int. PU 20k in QM57

I-3.3
O-3.3 int. PU 20k in QM57
PWR -

I-3.3
O-3.3 - -

IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - -

PWR - -

IO-3.3 - ­IO-3.3 - ­IO-3.3
IO-3.3
IO-3.3
IO-3.3
IO-3.3 ­IO-3.3 - ­IO-3.3 - -

PWR - -

IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 -

I-3.3

I-3.3
PWR ­I - DP ­I - DP - -

STO - not connected
I - DP - -

PU 4K7 3.3V

PU 8K2 3.3V

PU 8K2 3.3V

PU 8K2 3.3V

PU 8K2 3.3V
PU 8K2 3.3V
PU 8K2 3.3V
PU 8K2 3.3V

PU 8K2 3.3V
PU 8K2 3.3V

-

-

-

-

-

-

-

-

-

-

Express-CB User’s ManualPage 22

Signal Descriptions (cont’d)

yp

Row C

Pin Signal Description Type PU/PD Comment

C56
C57
C58
C59
C60
C61
C62
C63
C64
C65
C66
C67
C68
C69
C70
C71
C72
C73
C74
C75
C76
C77
C78
C79
C80
C81
C82
C83
C84
C85
C86
C87
C88
C89
C90
C91
C92
C93
C94
C95
C96
C97
C98

C99
C100
C101
C102
C103
C104
C105
C106
C107
C108
C109
C110

PEG_RX1- PCIe 1 Recieve -

TYPE1#
PEG_RX2+ PCIe 2 Recieve +
PEG_RX2- PCIe 2 Recieve -

GND Ground
PEG_RX3+
PEG_RX3- PCIe 3 Recieve -

RSVD

RSVD
PEG_RX4+ PCIe 4 Recieve +
PEG_RX4-

RSVD FAN_PWM_CTRL
PEG_RX5+ PCIe 5 Recieve +
PEG_RX5- PCIe 5 Recieve -

GND
PEG_RX6+
PEG_RX6- PCIe 6 Recieve -

RSVD NC NC
PEG_RX7+ PCIe 7 Recieve +
PEG_RX7-

GND Ground

RSVD FAN_TACH
PEG_RX8+ PCIe 8 Recieve +
PEG_RX8- PCIe 8 Recieve -

GND
PEG_RX9+ PCIe 9 Recieve +
PEG_RX9- PCIe 9 Recieve -

RSVD Physical Presence

GND

PEG_RX10+ PCIe 10 Recieve +

PEG_RX10- PCIe 10 Recieve -

GND Ground

PEG_RX11+ PCIe 11 Recieve +

PEG_RX11-

GND Ground

PEG_RX12+ PCIe 12 Recieve +

PEG_RX12- PCIe 12 Recieve -

GND

PEG_RX13+ PCIe 13 Recieve +

PEG_RX13- PCIe 13 Recieve -

GND Ground

RSVD NC NC

PEG_RX14+

PEG_RX14- PCIe 14 Recieve -

GND Ground

PEG_RX15+ PCIe 15 Recieve +

PEG_RX15-

GND

VCC_12V
VCC_12V
VCC_12V
VCC_12V
VCC_12V
VCC_12V

GND Ground

Module t

PCIe 3 Recieve +

NC NC - ­NC NC - -

PCIe 4 Recieve -

Ground
PCIe 6 Recieve +

PCIe 7 Recieve -

Ground

Ground

PCIe 11 Recieve –

Ground

PCIe 14 Recieve +

PCIe 15 Recieve ­Ground
Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - ­Power 12V PWR - -

e ID pin 1

I - DP - -

STO - not connected
I - DP - ­I - DP - ­PWR - ­I - DP - ­I - DP - -

I - DP - ­I - DP - -

0-5 - ­I - DP - ­I - DP - ­PWR - ­I - DP - ­I - DP - -

-­I - DP - ­I - DP - ­PWR - -

I-5 - ­I - DP - ­I - DP - ­PWR - ­I - DP - ­I - DP - -

I-3.3
PWR - ­I - DP - ­I - DP - ­PWR - ­I - DP - ­I - DP - ­PWR - ­I - DP - ­I - DP - ­PWR - ­I - DP - ­I - DP - ­PWR - -

I - DP - ­I - DP - ­PWR - ­I - DP - ­I - DP - ­PWR - -

PWR - -

PU 10k 3.3Vsb

--

-

Page 23Express-CB User’s Manual

Page 23Express-IA533 User’s Manual Page 23Express-IA533 User’s ManualExpress-CB User’s Manual Page 23

Signal Descriptions (cont’d)

p

q

p

Row D

Pin Signal Description Type PU/PD Comment

D1
D2
D3
D4
D5
D6
D7
D8

D9
D10
D11
D12
D13
D14
D15
D16
D17
D18
D19
D20
D21
D22
D23
D24
D25
D26
D27
D28
D29
D30
D31
D32
D33
D34
D35
D36
D37
D38
D39
D40
D41
D42
D43
D44
D45
D46
D47
D48
D49
D50
D51
D52
D53
D54
D55

GND

IDE_D5
IDE_D10 IDE Data Bus
IDE_D11 IDE Data Bus
IDE_D12 IDE Data Bus

IDE_D4

IDE_D0 IDE Data Bus

IDE_REQ# IDE Device DMA Reques t.

IDE_IOW# IDE IO Write

IDE_ACK# IDE DM A Ac knowledge

GND

IDE_IRQ IDE Inter rupt Request

IDE_A0 IDE Adress Bus
IDE_A1 IDE Adress Bus

IDE_A2
IDE_CS1#
IDE_CS3# IDE Chip Select for 3F0h to 3FFh range

IDE_RESET# IDE Reset Output to Device

PCI_GNT3# PCI Bus Grant 3

PCI_REQ3#

GND
PCI_AD1 PCI Adre ss & Data Bus line
PCI_AD3 PCI Adre ss & Data Bus line
PCI_AD5 PCI Adre ss & Data Bus line
PCI_AD7

PCI_C/ BE 0 # PCI Bus Command a nd By t e ena bles 0

PCI_AD9 PCI Adre ss & Data Bus line

PCI_AD11 PCI Adress & Data Bus line
PCI_AD13
PCI_AD15 PCI Adress & Data Bus line

GND
PCI_PAR PCI Bus Parity

PCI_SERR# PCI Bus System Error
PCI_STOP#
PCI_TRDY# PCI Bus Target Ready

PCI _FRAME# PCI Bus C ycle Frame

PCI_AD16 PCI Adress & Data Bus line
PCI_AD18
PCI_AD20 PCI Adress & Data Bus line
PCI_AD22 PCI Adress & Data Bus line

GND

PCI_AD24 PCI Adress & Data Bus line
PCI_AD26
PCI_AD28 PCI Adress & Data Bus line

PCI_AD30 PCI Adress & Data Bus line
PCI_IRQC# PCI Bus Interrupt Request C
PCI_IRQD#

PCI_CLKRUN#

PCI_M66EN# Control PCI Speed 33/66 Mhz

PCI_CLK PCI Clock

GND

PEG_TX0+

PEG_TX0- PCIe 0 Transmit -

PEG_LANE_RV# PCIe Lane Reversal

PEG_TX1+ PCIe 1 Transmit +

Ground PWR - ­IDE Data Bus

IDE Data Bus

Ground PWR - -

IDE Adre ss Bus
IDE Chi

Select for 1F0h to 1FFh range

PCI Bus Re
Ground PWR - -

PCI Adre ss & Data Bus line

PCI Adre ss & Data Bus line

Ground PWR - -

PCI Bus Sto

PCI Adre ss & Data Bus line

Ground PWR - -

PCI Adre ss & Data Bus line

PCI Bus Interrupt Request D
PCI Clock R u n

Ground PWR - ­PCIe 0 Transmit +

est 3

IO - ­IO - ­IO - ­IO - ­IO - ­IO - -

IO PD 5k6 ­O-3.3 - ­O-3.3 - -

I-3.3 PD 10k ­O-3.3 - ­O-3.3 - ­O-3.3 - ­O-3.3 - ­O-3.3 - ­O-3.3 - ­O-3.3 - int. PU 20k in QM57

I-3.3

IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - -

IO-3.3 - ­IO-3.3
IO-3.3
IO-3.3
IO-3.3
IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - -

IO-3.3 - ­IO-3.3 - ­IO-3.3 - ­IO-3.3 - -

I-3.3

I-3.3

I-3.3

I-3.3 - Fixed to 33 MHz
O-3.3 - -

O - DP - ­O - DP - -

I-3.3 - -

O - DP - -

PU 8K2 3.3V

PU 8K2 3.3V
PU 8K2 3.3V
PU 8K2 3.3V
PU 8K2 3.3V

PU 8K2 3.3V
PU 8K2 3.3V
PU 8K2 3.3V

-

-

-

-

-

-

-

-

Express-CB User’s ManualPage 24