Acrosser Technology makes no representations or warranties with respect to the contents hereof and
specifically disclaims any implied warranties of merchantability or fitness for any particular purpose.
Furthermore, Acrosser Technology reserves the right to revise this publication and to make changes from
time to time in the contents hereof without obligation of Acrosser Technology to notify any person of such
revisions or changes. Check for updates at www.acrosser.com
Possession, use, or copying of the software described in this publication is authorized only pursuant to a
valid written license from Acrosser or an authorized sublicensor.
(C) Copyright Acrosser Technology Co., Ltd., 1999. All rights Reserved.
5.4PROGRAMMING THE RS-485 ..................................................................................................... 5-4
IV
0.PREFACE
0.1 WELCOME TO THE AR-B1320 CPU BOARD
This guide introduces the Acrosser AR-B1320 CPU board.
This guide describes this card’ s functions, features, and how to start, set up and operate your ARB1320. You could also find the general system information here.
0.2 BEFORE YOU USE THIS GUIDE
If you have not already installed this AR-B1320, refer to Chapter 3, “Setting System,” in this guide.
0.3 RETURNING YOUR BOARD FOR SERVICE
If your board requires servicing, contact the dealer from whom you purchased the product for
service information. If you need to ship your board to us for service, be sure it is packed in a
protective carton. We recommend that you keep the original shipping container for this purpose.
You can help assure efficient servicing of your product by following these guidelines:
AARR--BB11332200 UUsseerr’’ss GGuuiidde
e
1). Include your name, address, daytime telephone, facsimile number and e-mail where you may
be reached
2). A description of the system configurations and/or the software at the time of malfunction.
3). A brief description of the symptoms.
0.4 TECHNICAL SUPPORT AND USER COMMENTS
User's comments are always welcome as they assist us in improving the usefulness of our products
and the understanding of our publications. They form a very important part of the input used for
product enhancement and revision.
We may use and distribute any of the information you supply in any way we believe appropriate
without incurring any obligation. You may, of course, continue to use the information you supply.
If you have suggestions for improving particular sections or if you find any errors, please indicate
the manual title and book number.
Please send your comments to Acrosser Technology Co., Ltd. or your local sales representative.
Send Internet electronic mail to: Sales@acrosser.com
AARR--BB11332200 UUsseerr’’ss GGuuiidde
e
0.5 ORGANIZATION
This information covers the following topics (see the Table of Contents for a detailed listing):
l Chapter 1, “Overview,” provides an overview of the system features and packing list.
l Chapter 2, “System Controller,” describes the major structure.
l Chapter 3, “Setting the System,” describes how to adjust the jumpers, and the connector
settings.
l Chapter 4, “BIOS Console,” providing the BIOS settings.
l Appendix
§ Specifications
§ Supported flash memory
§ Board dimensions
§ Programming the RS-485
0.6 STATIC ELECTRICITY PRECAUTIONS
Before removing the board from its anti-static bag, read this section about the static electricity
precautions.
Static electricity is a constant danger to computer systems. The charge that can build up in your
body may be more than sufficient to damage integrated circuits on any PC board. It is, therefore,
important to observe basic precautions whenever you use or handle computer components.
Although areas with humid climates are much less prone to the static built up, it is always best to
safeguard against accidents, which may result in expensive repairs. The following measures
should generally be sufficient to protect your equipment from static discharge:
1) Touch a grounded metal object to discharge the static electricity in your body (or ideally,
wear a grounded wrist strap).
2) When unpacking and handling the board or other system components, place all materials
on an antic-static surface.
3) Be careful not to touch the components on the board, especially the “gold finger”
connectors on the bottom of every board.
VI
1. OVERVIEW
This chapter provides an overview of your system features and capabilities. The following topics
are covered:
l Introduction
l Packing List
l Features
1.1 INTRODUCTION
The AR-B1320, PC/104 CPU module is a lower power consuming, high performance 386 based
computer. By using the space-saving features of the ALI M6117C CPU, this module is able to
support up to 4MB of DRAM and 1.5 MB of Flash memory on board. The unit also comes with
two RS-232C/RS-485 ports, 1 parallel port, 1 floppy interface, 1 IDE interface, and 1 DiskOnChip
socket for adding a high degree of versatility to any project. The AR-B1320 is an excellent choice
for mobile systems, or as a controller for machines that are too small to accommodate traditional
industrial PCs.
The AR-B1320 offers higher speed and it makes a very stable 386SX-based system with a true
PC/104 module for embedded applications.
AARR--BB11332200 UUsseerr’’ss GGuuiidde
e
This manual has been written to assist you in installing, configuring and running the AR-B1320
CPU card. Each section is intended to guide you through its procedures clearly and concisely,
allowing you to continue to the next chapters without any difficulty.
1.2 PACKING LIST
These accessories are included with the system. Before you begin installing your AR-B1320
board, take a moment to make sure that the following items have been included inside the ARB1320 package.
l A quick setup guide
l 1 AR-B1320 PC/104 386SX CPU board
l 1 Keyboard adapter cable
l 1 Floppy adapter cable
l 2 RS-232C interface cables
l 1 Printer adapter cable
l 1 Power adapter cable
l 1 Utility diskette
AccessoryDescription
Keyboard adapter cable6-pin JST to 6-pin mini-din IBM PS/2 standard
Floppy adapter cable16-pin mini-IDC to 34-pin IDC
RS-232C interface cable10-pin IDC to DB-9 male
Printer adapter cable26-pin mini-IDC to DB-25 female
Power adapter cable4-pin JST power cable
type
Table 1-1 Accessories
1-1
AARR--BB11332200 UUsseerr’’ss GGuuiidde
1.3 FEATURES
This system provides a number of special features that enhance its reliability, ensure its
availability, and improve its expansion capabilities, as well as its hardware structure.
l 80386SX-40 MHz CPU
l PC/104 extension bus
l System of up to 4MB DRAM (2 MB already on-board)
l Supports 2 RS-232C/RS-485 serial ports
l PC/AT compatible keyboard interface
l Supports up to 1.5MB flash disk
l Programmable watchdog timer
l Flash BIOS
l Supports two IDE drives
l Supports one floppy drive
l Supports one SPP/EPP/ECP printer port
l Supports DiskOnChip and DiskOnModule
l Powered-on LED indicator
l Signal 5V power requirement
l Multi-layer PCB for noise reduction
l Dimensions: 90.2mmX95.9mm (3.55”x3.775”)
e
1-2
2. SYSTEM CONTROLLER
This chapter describes the major structure. The following topics are covered:
l Microprocessor
l DMA Controller
l DRAM Configuration
l I/O Port Address Map
l Interrupt Controller
l Serial Port
l Parallel Port
l Timer
l Real-Time Clock and Non-Volatile RAM
l Watch-Dog Timer
l FLASH Disk
2.1 MICROPROCESSOR
The AR-B1320 uses the ALI M6117C CPU; it is designed to perform like Intel’ s 386SX-based
system with deep green features.
AARR--BB11332200 UUsseerr’’ss GGuuiidde
e
The 386SX core is the same as M1386SX of Acer Labs. Inc. and 100% object code compatible
with the Intel 386SX microprocessor. System manufacturers can provide 386 CPU based
systems optimized for both cost and size. Instruction pipelining and high bus bandwidth ensure
short average instruction-execution times and high system throughput. Furthermore, it can keep
the state internally from charge leakage while external clock to the core is stopped without storing
the data in registers. The power consumption here is almost zero when the clock stops. The
internal structure of this core is 32-bit and it’ s address bus has a very low supply current. The real
mode as well as the protected mode are available and can run MS-DOS, MS-Windows, OS/2 and
UNIX.
2.2 DMA CONTROLLER
The equivalent of two 8237A DMA controllers are implemented in the AR-B1320 card. Each
controller is a four-channel DMA device, which will generate the memory addresses and control
signals necessary to transfer information directly between a peripheral device and memory. This
allows high-speed information transfer with less CPU intervention. The two DMA controllers are
internally cascaded to provide four DMA channels for transfers to 8-bit peripherals (DMA1) and
three channels for transfers to 16-bit peripherals (DMA2). DMA2 channel 0 provides the cascade
interconnection between the two DMA devices, thereby maintaining the IBM PC/AT compatibility.
The following is the DMA channels:
DMA Controller 1DMA Controller 2
Channel 0: SpareChannel 4: Cascade for controller 1
Channel 1: IBM SDLCChannel 5: Spare
Channel 2: Diskette adapterChannel 6: Spare
Channel 3: SpareChannel 7: Spare
Table 2-1 DMA Channel Controller
2-1
AARR--BB11332200 UUsseerr’’ss GGuuiidde
U15 (On-Board)
U1 (Socket)
Total Memory
Remark
EDO 1Mx16
None
2MB
Factory Preset
EDO 1Mx16
EDO 1Mx16
4MB
e
2.3 DRAM CONFIGURATION
There are two 16-bit memory banks on the AR-B1320 board. The first bank is embedded with a 1MBx16-bit
(2MB, 60ns) EDO RAM and the other is 42-pin SOJ socket for extra 2MB DRAM with 1MBx16-bit (2MB,
60ns) EDO RAM. Please refer to the following table for details:
2.4 I/O CONTROLLER
A super I/O chip (SMC37C669) is embedded at the back panel of the AR-B1320 board. It combines the
functions of a floppy disk drive adapter, a hard disk drive (IDE) adapter, two serial (with 16C550 UART)
adapters and 1 parallel adapter. Setting the BIOS setup program can do the I/O port configurations.
As a UART, the chip supports the serial to parallel conversion on data characters received from a peripheral
device or a MODEM, and the parallel to serial conversion on data character received from the CPU. The
UART includes a programmable baud rate generator, complete MODEM control capability and a processor
interrupt system. For the parallel port, the SMC37C669 provides the user with a fully bi-directional
centronics-type printer interface.
0F0Clear Math Co-processor
0F1Reset Math Co-processor
0F8-0FFMath Co-processor
170-178Fixed disk 1
1F0-1F8Fixed disk 03
201Game port
208-20AEMS register 0
218-21AEMS register 1
278-27FParallel printer port 3 (LPT 3)
2E8-2EFSerial port 4 (COM 4)
2F8-2FFSerial port 2 (COM 2)3
300-31FPrototype card/Streaming Type Adapter
378-37FParallel printer port 2 (LPT 2)3
380-38FSDLC, bisynchronous
3A0-3AFBisynchronous
3B0-3BFMonochrome display and printer port 1 (LPT
3C0-3CFEGA/VGA adapter
3D0-3DFColor/Graphics monitor adapter
3E8-3EFSerial port 3 (COM 3)
3F0-3F7Diskette controller
3F8-3FFSerial port 1 (COM 1)
Table 2-2 I/O Port Address Map
(NMI)
1)
AARR--BB11332200 UUsseerr’’ss GGuuiidde
3
e
Note: The I/O port address with the mark “
own settings according to this address map.
3
” means that they are the BIOS CMOS default values. You can configure your
2-3
AARR--BB11332200 UUsseerr’’ss GGuuiidde
IRQ8 : Real time clock
IRQ9 : Rerouting to INT 0Ah from hardware IRQ2
IRQ10 : Spare
In
Interrupt Level
CTRL1
IRQ 0
IRQ 1
IRQ 3
IRQ 4
IRQ 7
Description
Serial port 1
Keyboard output buffer full
e
2.6 INTERRUPT CONTROLLER
The ALI M6117C also provides two cascaded 8259 Programmable Interrupt Controllers (PIC). They
accept requests from the peripherals, resolve priorities on pending interrupts in service, issue
interrupt requests to the CPU, and provide vectors which are used as acceptance indexed by the
CPU to determine which interrupt service routine should be executed.
The following is the system information of interrupt levels:
The ACEs (Asynchronous Communication Elements ACE1 and ACE2) are used to convert the
parallel data to a serial format on the transmit side and convert the serial data to parallel on the
receiver side. The serial format, in order of transmission and reception, is a start bit, followed by
five to eight data bits, a parity bit (if programmed) and one, one and half (five-bit format only) or
two stop bits. The ACEs are capable of handling divisors of 1 to 65535, and produce a 16x clock
for driving the internal transmitter logic.
Provisions are also included to use this 16x clock to drive the receiver logic. Also included in the
ACE are a complete MODEM control capability, and a processor interrupt system that may be
software tailored to the computing time required to handle the communications link. The following
is a summary of each ACE accessible registers.
Bit 0-7: Transmitter holding data byte (Write Only)
(3)Interrupt Enable Register (IER)
Bit 0: Enable Received Data Available Interrupt (ERBFI)
Bit 1: Enable Transmitter Holding Empty Interrupt (ETBEI)
Bit 2: Enable Receiver Line Status Interrupt (ELSI)
Bit 3: Enable MODEM Status Interrupt (EDSSI)
Bit 4: Must be 0
Bit 5: Must be 0
Bit 6: Must be 0
Bit 7: Must be 0
(4)Interrupt Identification Register (IIR)
Bit 0: “0” if Interrupt Pending
Bit 1: Interrupt ID Bit 0
Bit 2: Interrupt ID Bit 1
Bit 3: Must be 0
Bit 4: Must be 0
Bit 5: Must be 0
Bit 6: Must be 0
Bit 7: Must be 0
2-5
AARR--BB11332200 UUsseerr’’ss GGuuiidde
(5)Line Control Register (LCR)
Bit 0: Word Length Select Bit 0 (WLS0)
Bit 1: Word Length Select Bit 1 (WLS1)
WLS1WLS0Word Length
Bit 2: Number of Stop Bit (STB)
Bit 3: Parity Enable (PEN)
Bit 4: Even Parity Select (EPS)
Bit 5: Stick Parity
Bit 6: Set Break
Bit 7: Divisor Latch Access Bit (DLAB)
(6)MODEM Control Register (MCR)
Bit 0: Data Terminal Ready (DTR)
Bit 1: Request to Send (RTS)
Bit 2: Out 1 (OUT 1)
Bit 3: Out 2 (OUT 2)
Bit 4: Loop
Bit 5: Must be 0
Bit 6: Must be 0
Bit 7: Must be 0
e
005 Bits
016 Bits
107 Bits
118 Bits
(7)Line Status Register (LSR)
Bit 0: Data Ready (DR)
Bit 1: Overrun Error (OR)
Bit 2: Parity Error (PE)
Bit 3: Framing Error (FE)
Bit 4: Break Interrupt (BI)
Bit 5: Transmitter Holding Register Empty (THRE)
Bit 6: Transmitter Shift Register Empty (TSRE)
Bit 7: Must be 0
(8)MODEM Status Register (MSR)
Bit 0: Delta Clear to Send (DCTS)
Bit 1: Delta Data Set Ready (DDSR)
Bit 2: Training Edge Ring Indicator (TERI)
Bit 3: Delta Receive Line Signal Detect (DSLSD)
Bit 4: Clear to Send (CTS)
Bit 5: Data Set Ready (DSR)
Bit 6: Ring Indicator (RI)
Bit 7: Received Line Signal Detect (RSLD)
2-6
(9)Divisor Latch (LS, MS)
Byte DataLSMS
Bit 0:Bit 0Bit 8
Bit 1:Bit 1Bit 9
Bit 2:Bit 2Bit 10
Bit 3:Bit 3Bit 11
Bit 4:Bit 4Bit 12
Bit 5:Bit 5Bit 13
Bit 6:Bit 6Bit 14
Bit 7:Bit 7Bit 15
base+0WriteOutput data
base+0ReadInput data
base+1ReadPrinter status buffer
base+2WritePrinter control latch
(2) Printer Interface Logic
The parallel portion of the SMC37C669 makes the attachment of various devices that accept eight bits
of parallel data at standard TTL level.
2-7
AARR--BB11332200 UUsseerr’’ss GGuuiidde
(3) Data Swapper
The system microprocessor can read the contents of the printer's Data Latch through the Data Swapper
by reading the Data Swapper address.
(4) Printer Status Buffer
The system microprocessor can read the printer status by reading the address of the Printer Status
Buffer. The bit definitions are described as follows:
Bit 7:This signal may become active during data entry, when the printer is off-line during printing, or
Bit 6:This bit represents the current state of the printer's ACK signal. A 0 means the printer has
Bit 5:A 1 means the printer has detected the end of paper.
Bit 4:A 1 means the printer is selected.
Bit 3:A 0 means the printer has encountered an error condition.
Bit 0-2: No meaning.
e
12345670
XXX
-ERROR
SLCT
PE
-ACK
-BUSY
when the print head is changing position or in an error state. When Bit 7 is active, the printer is
busy and can not accept data.
received the character and is ready to accept another. Normally, this signal will be active for
approximately 5 microseconds before BUSY stops.
(5) Printer Control Latch & Printer Control Swapper
The system microprocessor can read the contents of the printer control latch by reading the address of
printer control swapper. Bit definitions are as follows:
12345670
XX
STROBE
AUTO FD XT
INIT
SLDC IN
IRQ ENABLE
DIR(write only)
Bit 5: Direction control bit. When logic 1, the output buffers in the parallel port are disabled
allowing data driven from external sources to be read; when logic 0, they work as a
printer port. This bit is write only.
Bit 4: A 1 in this position allows an interrupt to occur when ACK changes from low state to
high state.
Bit 3: A 1 in this bit position selects the printer.
Bit 2: A 0 starts the printer (50£gsecond pulse, minimum).
Bit 1: A 1 causes the printer to line-feed after a line is printed.
Bit 0: A 0.5£gsecond minimum high active pulse clocks data into the printer. Valid data must
be present for a minimum of 0.5£gseconds before and after the strobe pulse.
2-8
2.9 TIMER
The AR-B1320 provides three programmable timers, each with a timing frequency of 1.19 MHz.
Timer 0 The output of this timer is tied to interrupt request 0. (IRQ 0)
Timer 1 This timer is used to trigger memory refresh cycles.
Timer 2 This timer provides the speaker tone.
Application programs can load different counts into this timer to
generate various sound frequencies.
AARR--BB11332200 UUsseerr’’ss GGuuiidde
e
2-9
AARR--BB11332200 UUsseerr’’ss GGuuiidde
03
Minute alarm
e
2.10 REAL-TIME CLOCK AND NON-VOLATILE RAM
The AR-B1320 contains a real-time clock compartment that maintains the date and time in
addition to storing configuration information about the computer system. It contains 14 bytes of
clock and registers and 114 bytes of general purpose RAM. Because of the use of CMOS
technology, it consumes very little power and can be maintained for long periods of time using an
internal lithium battery.
AddressDescription
00Seconds
01Second alarm
02Minutes
04Hours
05Hour alarm
06Day of week
07Date of month
08Month
09Year
0AStatus register A
0BStatus register B
0CStatus register C
0DStatus register D
0EDiagnostic status byte
0FShutdown status byte
10Diskette drive type byte, drive A and B
11Fixed disk type byte, drive C
12Fixed disk type byte, drive D
13Reserved
14Equipment byte
15Low base memory byte
16High base memory byte
17Low expansion memory byte
18High expansion memory byte
19-2DReserved
2E-2F2-byte CMOS checksum
30Low actual expansion memory byte
31High actual expansion memory byte
32Date century byte
33Information flags (set during power on)
34-7FReserved for system BIOS
Table 2-5 Real-Time Clock & Non-Volatile RAM
2-10
Loading...
+ 39 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.