Acer LA-4051P Schematics

A

B

COMPAL CONFIDENTIAL

C

D

E

1 1

PCB NO :
BOM P/N :

LA-4051P (DAA00000R1L)
43153431L01 (Avia TPM)

MODEL NAME :

JAL21/22

43153431L02 (Avia Non TPM)
43153431L11(DSC TPM)
43153431L12 (DSC Non TPM)

M09 Avia / Maybach DIS

2 2

uFCPGA Mobile Penryn

Intel Cantiga PM + ICH9M

2008-06-16

REV : 1.0 (A00)

3 3

@ : Nopop Component

1@ : for Avia / JAL22 (NB9P) Component

2@ : for MayDSC / JAL21 (NB9M) Component
3@ : Disable TPM
4@ : Enable TPM

Fix Function Field

4 4

MB PCB

MB PCB

Part Number Description

Part Number Description

http://hobi-elektronika.net

DAA00000R1L

DAA00000R1L

PCB 03P LA-4051P REV1 M/B

PCB 03P LA-4051P REV1 M/B

A

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

B

C

D

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

Compal Electronics, Inc.

Cover Sheet

Cover Sheet

Cover Sheet

LA-4051P

LA-4051P

LA-4051P

163Monday, June 16, 2008

163Monday, June 16, 2008

163Monday, June 16, 2008

E

of

of

of

1.0

1.0

1.0

A

B

C

D

E

Block Diagram
Compal confidential
Model : JAL21/22

1 1

CRT CONN

+5V_RUN

VGA

LVDS CONN

+5V_ALW
+3.3V_RUN
+LCDVDD
+INV_PWR_SRC

page 20

Video Switch

+3.3V_RUN

on M/B Board

page 19

FAN

+FAN1_VOUT

TS3DV520

page 20

page 18

VGA

LVDS

DPC

+FBVDDQ
+3.3V_RUN
+1.1V_GFX_PCIE
+GPU_CORE

DP Switch

TS2DP512

+5V_RUN

2 2

DOCKING
PORT

+DOCK_PWR_BAR
+LOM_VCT

SATA3

USB[8,9]

DOCK LPC BUS

page 35

DAI

+3.3V_RUN

+3.3V_RUN_CARD

Through CABLE to SD Board

Mini Card 3

WPAN/BT/Robson

3 3

+3.3V_RUN

page 21

DP CONN

page 21

SD CONN

page 31

Mini Card 2

+3.3V_WLAN
+1.5V_RUN+1.5V_RUN

CardBus

R5C847

+3.3V_RUN

PCI Express BUS

WLAN

page 34page 34

USB[4]

RFID

page 36

DC IN
BATT IN

page 43

73S8009CN

3V/5V

page 44

+3.3V_RUN

page 36

GPUCORE / 1.1V

1.5V/1.05V

page 41

4 4

Selector

page 40

1.8V/0.9V

page 45

page 46

Smart Card

page 36

VCORE (IMVP-6)CHARGER

page 47page 48

http://hobi-elektronika.net

A

Thermal

GUARDIAN III
EMC4002

+3.3V_M

NV G98

page 51,52,53,54,55,56

DPB

PCI BUS

IDSEL:AD17
(GNT#1,REQ#1)
(PIRQD#,PIRQB#,PIRQC#)

page 31,32

USB[7]

Through CABLE to IO Board

Mini Card 1

WWAN

+3.3V_RUN
+1.5V_RUN

USB[5]USB[6]

USH I/F
BCM5880

+3.3V_RUN
+2.5V_AVDD_5880
+1.2V_AVDD_5880

USBH

Biometric

+3.3V_RUN

Trough Cable

B

page 18

PCIE-E 16X

+3.3VRUN 33MHz

SNIFFER

IEEE1394

page 31

PCIE1PCIE2PCIE3

page 34

SIM card

TPM 1.2

page 36

LED

page 42

ECE1077

+3.3V_ALW

Int.KBD &
Stick

Pentium-M

+1.5V_RUN
+1.05V_VCCP
+VCC_CORE

H_A#(3..35) H_D#(0..63)

Penryn -4MB (Socket P)

uFCPGA CPU

478pin

page 7,8,9

System Bus

FSB 1066 MHz

INTEL

Cantiga

+1.5V_RUN
+1.8V_MEM
+1.05V_VCCP
+3.3V_RUN
+1.05V_M

1329pin BGA

page 10,11,12,13,14,15

DMI

+1.5V_RUN
100MHz

+5V_ALW
+5V_RUN
+RTC_CELL
+3.3V_RUN
+3.3V_ALW_ICH
+1.5V_RUN
+1.05V_VCCP

INTEL

ICH9-M

676pin BGA

page 22,23,24,25

LPC BUS

+3.3V_RUN

page 34

33MHz

LPC BUS

SMSC KBC

USB[10]

+RTC_CELL
+3.3V_ALW

BC

MEC5035

page 38

SMBus

Touch Pad

page 39

page 39page 33

Stick

BC BUS

C

Memory BUS (DDR2)

48MHz

GLCI/LCI

Azalia I/F

S-ATA(4)

E-Module

+5V_MOD

page 26 page 26

SPI

W25X32VSSIG

+3.3V_LAN

32Mbit

SMSC SIO

ECE5028

+3.3V_ALW

page 37

CPU ITP Port

+1.05V_VCCP

+1.8V_MEM 667/800 MHz

SATA0SATA1

S-HDD

+3.3V_RUN
+5V_HDD

page 24

DOCK LPC BUS

D

Clock Generator

SLG8LP554

+3.3V_M

DDRII-DIMM X2

BANK 0, 1, 2, 3, 4 ,5 ,6 ,7 ,8

+0.9V_DDR_VTT
+1.8V_MEM

USB[11]

Repeater

USB[2,3]

LEFT SIDE

USB[0,1] RIGHT SIDE

Intel Boazman

+3.3V_ALW
+1.8V_LAN_M
+1V_LAN_M

Azalia Codec

92HD71B

+3.3V_RUN

MDC

+3.3V_SUS

page 33

RJ11

+VDDA

page 27

HeadPhone &
MIC Jack

+3.3V_RUN

Through Cable

DELL CONFIDENTIAL/PROPRIETARY

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

CK505

page6page 7

page 16,17

USB Port
Camera

+5V_RUN

SATA4

E-SATA

USB Port1 X1

Charger USB Port X1

+5V_ALW

USB Ports X2

+5V_ALW

82567LM

page 29

AMP & INT.
Speaker

+5V_RUN

page 33

On IO/B

Compal Electronics, Inc.

Compal Electronics, Inc.

Compal Electronics, Inc.

Block Diagram

Block Diagram

Block Diagram
LA-4051P

LA-4051P

LA-4051P

Trough LVDS Cable

page 19

page 33

page 33

On IO/B

LAN Switch

P13L500

+3.3V_LAN

page 28

Trough LVDS Cable

Dig. MIC

page 19

DAI

SSM2602

+3.3V_RUN

DOCKING

263Thursday, June 05, 2008

263Thursday, June 05, 2008

263Thursday, June 05, 2008

E

SATA4

page 30

RJ45

page 33

On IO/B

page 27

of

of

of

1.0

1.0

1.0

5

4

3

2

1

POWER STATES

State

D D

S0 (Full ON) / M0

S3 (Suspend to RAM) / M1

S4 (Suspend to DISK) / M1 ON ON ON ONOFF

S5 (SOFT OFF) / M1 ON ON ON ONOFFLOW HIGH LOW HIGHLOW

S3 (Suspend to RAM) / M-OFF

S4 (Suspend to DISK) / M-OFF

S5 (SOFT OFF) / M-OFF

Signal

SLP

SLP

S3#

S4#

HIGH HIGH HIGH

HIGH

LOW HIGH HIGH HIGH ON ON ON ONOFF

LOW HIGH HIGH HIGHLOW

LOW HIGH HIGH HIGH LOW ON ONOFF OFF OFF

LOW LOW LOW LOW ON OFF OFF OFF OFF

LOW LOW LOW LOW LOW ON OFF OFF OFF OFF

SLP
S5#

HIGH

S4
STATE#

SLP
M#

HIGH

HIGH

ALWAYS
PLANE

ON

M
PLANE

ON

SUS

RUN

PLANE

PLANE

ON ON ON

CLOCKS

ICH9-M

USB PORT#

0
1
2
3
4
5
6
7

DESTINATION
JUSB1 (Ext Right Side Top)
JUSB1 (Ext Right Side Bottom)
JESA1 (Ext Left Side Bottom)
JESA1 (Ext Left Side TOP)
WLAN
WWAN
WPAN
Card Bus/Express card
DOCKING8

C C

B B

PM TABLE

State

S0

S3

S5 S4/AC

S5 S4/AC don't exist

power
plane

+15V_ALW
+5V_ALW
+3.3V_ALW_ICH
+3.3V_RTC_LDO

ON

ON

+3.3V_SUS
+1.8V_MEM

ON ON

ON

OFF

OFFOFF

+5V_RUN
+3.3V_RUN
+2.5V_RUN
+1.5V_RUN
+0.9V_DDR_VTT
+GPU_CORE
+VCC_CORE
+1.05V_VCCP
+FBVDDQ
+1.1V_GFX_PCIE

OFFON

OFF

OFF

+3.3V_M
+1.05V_M +1.05V_M

ON

ON

ON

+3.3V_M

(M-OFF)

ON

OFF

OFF

OFFOFF

9

11

PCI EXPRESS

Lane 1
Lane 2
Lane 3
Lane 4
Lane 5

DOCKING
USH->BIO10
Camera

DESTINATION
MINI CARD-1 WWAN
MINI CARD-2 WLAN
MINI CARD-3 BT/UWB
EXPRESS CARD
None

Lane 6

10/100/1G LAN

PCI TABLE

PCI DEVICE IDSEL

R5C847

A A

REQ#/GNT#

REQ#1 / GNT#1AD17 PIRQ[B..D]

PIRQ

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Compal Electronics, Inc.

Index and Config.

Index and Config.

Index and Config.

LA-4051P

LA-4051P

LA-4051P

1.0

1.0

363Thursday, June 05, 2008

363Thursday, June 05, 2008

363Thursday, June 05, 2008

1

1.0

of

of

of

http://hobi-elektronika.net

5

Title

Title

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

4

3

2

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

5

4

3

2

1

RUN_ON

SI3457

( Q17 )

+INV_PWR_SRC

ADAPTER

D D

GFX_CORE_CNTRL

MAX17007
(PU13)

+GPU_COREP

+PWR_SRC

BATTERY

CHARGER

ISL6260

C C

ALW_ON

SN0608098

(PU2)

RUN_ON

+15V_ALW

(PU7)

IMVP_VR_ON

+VCC_CORE

+1.8V_MEM

TPS51116

(PU4)

DDR_ON

0.9V_DDR_VTT_ON

+0.9V_DDR_VTT

SN0608098

(PU3)

M_ON

+1.05V_M +1.5V_RUN

SN0608098

(PU2)

1.5V_RUN_ON

ALWON

+3.3V_ALW

ENAB_3VLAN

STS11NF30L

(Q44)

3.3V_RUN_ON

SI4336DY

(Q61)

SUS_ON

STS11NF30L

(Q60)

ICH_ALW_ON

SI3456BDV

(Q54)

M_ON

SI3456BDV

(Q66)

+5V_RUNSTS11NF30L

(Q55)

+5V_ALW

B B

GFX_CORE_PWRGD

1.05V_RUN_ON

+3.3V_LAN

+3.3V_RUN

+3.3V_SUS

+3.3V_ALW_ICH

+3.3V_M

STS11NF30L

HDDC_EN

A A

+5V_HDD

MODC_EN

SI3456BDVSI3456BDV

(Q29)(Q32)

+5V_MOD

RUN_ON

MAX9789A

(U22)

+VDDA

(Q116)

+FBVDDQ

SI4336DY

(Q67)

+1.05V_VCCP

REGCTL_PNP18

BCP69

(Q45)

+1.8V_LAN_M

EMC4002
LDO Out

(U3)

+1.8V_RUN

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Compal Electronics, Inc.

Power Rail

Power Rail

Power Rail
LA-4051P

LA-4051P

LA-4051P

463Thursday, June 05, 2008

463Thursday, June 05, 2008

463Thursday, June 05, 2008

1

1.0

1.0

1.0

of

of

of

http://hobi-elektronika.net

5

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

4

3

2

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

5

G16

ICH_SMBCLK
ICH_SMBDATA

A13

ICH9-M

D D

C17
B18

AMT_SMBCLK
AMT_SMBDAT

2.2K

2.2K

10K

10K

4

+3.3V_ALW_ICH

+3.3V_ALW_ICH

2N7002
2N7002

MEM_SCLK

MEM_SDATA

3

2.2K

2.2K

+3.3V_M

197
195

197
195

DIMMA

DIMMB

SMBUS Address [TBD]

SMBUS Address [TBD]

2

1

2.2K

9493

2A 2A

C C

6

5

8
7

DOCK_SMB_CLK
DOCK_SMB_DAT

LCD_SMBCLK
LCD_SMDATA

1A

1A

1B
1B

2.2K

2.2K

2.2K

+5V_ALW

+3.3V_ALW

6

5

6

5

DOCKING

INVERTER
(JLVDS)

SMBUS Address [TBD]

SMBUS Address [TBD]

2.2K

PBAT_SMBCLK

112

10
9

100
99

97

PBAT_SMBDAT

CARD_SMBCLK
CARD_SMBDAT

SIO

B B

1C1C111

1D
1D

1E
1E

1F1F98

2.2K

MEC 5035

96

1G

95

1H

2.2K

12

1H

1H

A A

1J
1J

1K
1K

http://hobi-elektronika.net

5

CKG_SMBDAT

13

CKG_SMBCLK

106
105

Dedicated JTAG

103
102

Dedicated JTAG

2.2K

9

Charger

10

SMBUS Address [TBD]

+3.3V_ALW

+3.3V_ALW

4

100 ohm
100 ohm

3

BATTERY

4

CONN

2N7002
2N7002

2N7002
2N7002

SMBUS Address [TBD]

2.2K

2.2K
CLK_SDATA

CLK_SCLK

DAI

SMBUS Address [TBD]

3

+3.3V_M

17

16

CLK GEN

2.2K

2.2K

2N7002
2N7002

2N7002
2N7002

2N7002
2N7002

3032

WWAN

SMBUS Address [TBD]

USH

SMBUS Address [TBD]

+3.3V_RUN

2.2K

2.2K

EXP_SMBCLK
EXP_SMBDATA

2.2K

2.2K

WLAN_SMBCLK
WLAN_SMBDATA

2.2K

2.2K

MINI_SMBCLK
MINI_SMBDATA

SMBUS Address [TBD]

2

+3.3V_SUS

7
8

Express card

+3.3V_WLAN

30
32

WLAN

+3.3V_RUN

30
32

BT/UWB

SMBUS Address [TBD]

SMBUS Address [TBD]

SMBUS Address [TBD]

Compal Electronics, Inc.

Compal Electronics, Inc.

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

Compal Electronics, Inc.

SMBUS TOPOLOGY

SMBUS TOPOLOGY

SMBUS TOPOLOGY
LA-4051P

LA-4051P

LA-4051P

563Thursday, June 05, 2008

563Thursday, June 05, 2008

563Thursday, June 05, 2008

1

of

of

of

1.0

1.0

1.0

5

+3.3V_M

1 2

R3

@R3

@

0_0402_5%~D

0_0402_5%~D

CKG_SMBDAT<27,38,48>

D D

CKG_SMBCLK<27,38,48>

FSC FSB FSA CPU

CLKSEL2 CLKSEL0CLKSEL1

000

*

00

1

0

11

C C

0

1

1

0

11

+3.3V_M

12

R51

@R51

@

10K_0402_5%~D

10K_0402_5%~D

FSA

12

R55

@R55

@

10K_0402_5%~D

10K_0402_5%~D

B B

+3.3V_RUN

10K_0402_5%~D

10K_0402_5%~D

R43

R43

1 2

PCI_DOCK

R46

R46

PCI_ICH

R50

R50

R54

R54

*

*

+3.3V_RUN

10K_0402_5%~D

10K_0402_5%~D

1 2

+3.3V_RUN

10K_0402_5%~D

10K_0402_5%~D

1 2

A A

PCI_SIO

10K_0402_5%~D

10K_0402_5%~D

12

@

@

*

6 1

Q1A

Q1A
2N7002DW-T/R7_SOT363-6~D

2N7002DW-T/R7_SOT363-6~D

+3.3V_M

1

0

00

1

0

2
5

Q1B

Q1B
2N7002DW-T/R7_SOT363-6~D

2N7002DW-T/R7_SOT363-6~D

3

1 2

R9

@R9

@

0_0402_5%~D

0_0402_5%~D

MHz

266

133

200

166

333

100

400

4

SRC
MHz

100

100

100

100

100

100

100

PCI
MHz

33.3

33.3

33.3

33.3

33.3

33.3

33.3

TME PIN 32

overclocking enabled

0

overclocling disabled

1

ITP_EN

PIN 37
Pin 5/6 as SRC_10

0
1 Pin 5/6 as CPU_ITP

PIN43FCTSEL1 PIN48PIN47PIN44

0=UMA

1=DIS

27M_out

2.2K_0402_5%~DR12.2K_0402_5%~D

12

R1

Place crystal within
500 mils of CK505

12

2.2K_0402_5%~DR22.2K_0402_5%~D

96/100M_TDOT96CDOT96T

R2

CLK_SDATA

CLK_SCLK

CPU_MCH_BSEL0<8,10>
CPU_MCH_BSEL1<8,10>

CPU_MCH_BSEL2<8,10>

CLK_ICH_48M<24>

CLK_PCI_5028<37>

CLK_PCI_TPM<36>
CLK_PCI_PCM<31>

CLK_PCI_DOCK<35>

CLK_PCI_5035<38>

CLK_ICH_14M<24>
CLK_SIO_14M<37>

CLK_NV_27M<51>

CLK_NVSS_27M<51>

CLK_PCI_ICH<22>

CLK_PWRGD<24>

0=UMA
1=Disc. GRFX down

http://hobi-elektronika.net

5

4

0.1U_0402_16V4Z~DC10.1U_0402_16V4Z~D

1

2

0.047U_0402_16V4Z~D

0.047U_0402_16V4Z~D

4.7U_0603_6.3V4Z~D

4.7U_0603_6.3V4Z~D

1

1

@

@

C12

C12

C11

C11

2

2

X1

X1

14.31818MHz_20P_1BX14318CC1A~D

14.31818MHz_20P_1BX14318CC1A~D

12

C16

C16

33P_0402_50V8J~D

33P_0402_50V8J~D

C17

C17

33P_0402_50V8J~D

33P_0402_50V8J~D

12

CLK_ICH_48M FSA
CPU_MCH_BSEL0

CPU_MCH_BSEL2

CLK_PCI_5028
CLK_PCI_TPM PCI_TPM
CLK_PCI_PCM

CLK_PCI_DOCK
CLK_PCI_5035 PCI_EC

CLK_ICH_14M
CLK_SIO_14M

CLK_NV_27M
CLK_NVSS_27M

CLK_PWRGD

L1

L1
BK2125HS601-T 0805 ~D

BK2125HS601-T 0805 ~D

1 2

C1

+CK_VDD_MAIN2

1 2

L2

@L2

@

BLM21PG600SN1D_0805~D

BLM21PG600SN1D_0805~D

+CK_VDD_REF+CK_VDD_48

0.047U_0402_16V7K~D

0.047U_0402_16V7K~D

1

C13

C13

2

12

1 2

R17 0_0402_5%~DR17 0_0402_5%~D
R19 39_0402_5%~DR19 39_0402_5%~D

R22 2.2K_0402_5%~DR22 2.2K_0402_5%~D
R1038 0_0402_5%~DR1038 0_0402_5%~D

R24 10K_0402_5%~DR24 10K_0402_5%~D

R26 39_0402_5%~DR26 39_0402_5%~D
R29 39_0402_5%~DR29 39_0402_5%~D
R30 22_0402_5%~DR30 22_0402_5%~D

R27 22_0402_5%~DR27 22_0402_5%~D
R32 39_0402_5%~DR32 39_0402_5%~D

R33 22_0402_5%~DR33 22_0402_5%~D
R35 22_0402_5%~DR35 22_0402_5%~D

R37 33_0402_5%~DR37 33_0402_5%~D
R38 33_0402_5%~DR38 33_0402_5%~D

R41 33_0402_5%~DR41 33_0402_5%~D

1 2
1 2

1 2

1 2

1 2
1 2

1 2

12

12
12
12
12

12

12

96/100M_C

SRCC0SRCT027M SSout

4

+CK_VDD_MAIN+3.3V_M

0_0805_5%~D

0_0805_5%~D

R851

R851

1 2

+CK_VDD_REF

1 2

R12 0_0603_5%~DR12 0_0603_5%~D
R14 0_0603_5%~DR14 0_0603_5%~D

1 2

+CK_VDD_48

CLK_XTAL_IN

CLK_XTAL_OUT

FSBCPU_MCH_BSEL1
FSC

PCI_SIO

PCI_DOCK

CLKREF

CLK_NV
CLK_NVSS

PCI_ICHCLK_PCI_ICH

CLK_SCLK

CLK_SDATA

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

3

+CK_VDD_MAIN

1

2

1

2

3

0.1U_0402_16V4Z~DC30.1U_0402_16V4Z~D

10U_0805_10V4Z~DC210U_0805_10V4Z~D

1

C2

2

0.1U_0402_16V4Z~DC90.1U_0402_16V4Z~D

10U_0805_10V4Z~D

10U_0805_10V4Z~D

1

@

@

C8

C8

2

1 2

R10 2.2_0603_5%~DR10 2.2_0603_5%~D

U1

U1

1

VDD_SRC

49

VDD_SRC

54

VDD_SRC

65

VDD_SRC

30

VDD_PCI

36

VDD_PCI

12

VDD_CPU

18

VDD_REF

40

VDD_48

20

XTAL_IN

19

XTAL_OUT

41

USB_48MHz/FSLA

45

FSL_B/TEST_MODE

23

REF_0/FSL_C/TEST_SEL

34

PCICLK4/FCT_SEL

33

PCICLK3

32

PCICLK2/TME

27

PCICLK1

22

REF_1

43

DOT_96/27M

44

DOT_96#/27M_SS

37

PCICLK_F0/ITP_EN

39

CKPWRGD/PD#

9

NC

16

SMBCLK

17

SMBDAT

4

VSS_SRC

15

VSS_CPU

21

VSS_REF

31

VSS_PCI

35

VSS_PCI

42

VSS_48

68

VSS_SRC

73

THRM_PAD

SLG8LP554VTR_QFN72_10X10~D

SLG8LP554VTR_QFN72_10X10~D

0.1U_0402_16V4Z~DC40.1U_0402_16V4Z~D

1

C3

C4

2

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C9

C10

C10

2

SLG8LP554VTR

SLG8LP554VTR

0.1U_0402_16V4Z~DC50.1U_0402_16V4Z~D

1

C5

2

+CK_VDD_A

PCI_STP#

CPU_STP#

CPU_ITP/SRC_10

CPU_ITP#/SRC_10#

CLKREQ_9#

CLKREQ_8#

CLKREQ_7#

CLKREQ_6#

CLKREQ_5#

CLKREQ_4#

CLKREQ_3#

CLKREQ_2#

SRC_1/SATA

SRC_1#/SATA#

CLKREQ_1#

LCD_CLK/SRC_0

LCD_CLK#/SRC_0#

1

2

VDD_A
VSS_A

CPU_1

CPU_1#

CPU_0

CPU_0#

SRC_9

SRC_9#

SRC_8

SRC_8#

SRC_7

SRC_7#

SRC_6

SRC_6#

SRC_5

SRC_5#

SRC_4

SRC_4#

SRC_3

SRC_3#

SRC_2

SRC_2#

2

0.1U_0402_16V4Z~DC60.1U_0402_16V4Z~D

0.1U_0402_16V4Z~DC70.1U_0402_16V4Z~D

1

C6

C7

2

4.7U_0603_6.3V4Z~D

4.7U_0603_6.3V4Z~D

1

1

C14

C14

2

7
8

H_STP_PCI#

25

H_STP_CPU#

24

MCH_BCLK CLK_MCH_BCLK

11

MCH_BCLK#

10

CPU_BCLK

14

CPU_BCLK#

13

CPU_ITP

6

CPU_ITP#

5

PCIE_MINI1

3

PCIE_MINI1#

2

MINI1CLK_REQ#

72

PCIE_MINI2

70

PCIE_MINI2#

69

MINI2CLK_REQ#

71

PCIE_ICH

66

PCIE_ICH#

67
38
63
64

MINI3CLK_REQ#

62

PCIE_VGA CLK_PCIE_VGA

60

PCIE_VGA# CLK_PCIE_VGA#

61
29

PCIE_EXP CLK_PCIE_EXP

58

PCIE_EXP# CLK_PCIE_EXP#

59

EXPCLK_REQ#

57

MCH_3GPLL

55
56

CLK_3GPLLREQ#_R

28
52
53
26

PCIE_SATA CLK_PCIE_SATA

50

PCIE_SATA#

51

SATA_CLKREQ#_R

46
47
48

2

1 2

R11 33_0402_5%~DR11 33_0402_5%~D

1 2

R13 33_0402_5%~DR13 33_0402_5%~D

1 2

R15 33_0402_5%~DR15 33_0402_5%~D

1 2

R16 33_0402_5%~DR16 33_0402_5%~D

1 2

R18 33_0402_5%~D@R18 33_0402_5%~D@

1 2

R21 33_0402_5%~D@R21 33_0402_5%~D@

1 2

R23 33_0402_5%~DR23 33_0402_5%~D

1 2

R25 33_0402_5%~DR25 33_0402_5%~D

1 2

R28 33_0402_5%~DR28 33_0402_5%~D

1 2

R31 33_0402_5%~DR31 33_0402_5%~D

1 2

R34 33_0402_5%~DR34 33_0402_5%~D

1 2

R36 33_0402_5%~DR36 33_0402_5%~D

1 2

R39 33_0402_5%~DR39 33_0402_5%~D

1 2

R40 33_0402_5%~DR40 33_0402_5%~D

1 2

R42 33_0402_5%~DR42 33_0402_5%~D

1 2

R44 33_0402_5%~DR44 33_0402_5%~D

1 2

R408 33_0402_5%~DR408 33_0402_5%~D

1 2

R415 33_0402_5%~DR415 33_0402_5%~D

1 2

R45 33_0402_5%~DR45 33_0402_5%~D

1 2

R47 33_0402_5%~DR47 33_0402_5%~D

1 2

R48 475_0402_1%~DR48 475_0402_1%~D

1 2

R49 33_0402_5%~DR49 33_0402_5%~D

1 2

R52 33_0402_5%~DR52 33_0402_5%~D

1 2

R53 475_0402_1%~DR53 475_0402_1%~D

2

0.047U_0402_16V4Z~D

0.047U_0402_16V4Z~D

C15

C15

1

+3.3V_RUN

CLK_MCH_BCLK#

CLK_CPU_BCLK
CLK_CPU_BCLK#

CLK_CPU_ITP
CLK_CPU_ITP#

CLK_PCIE_MINI1
CLK_PCIE_MINI1#

CLK_PCIE_MINI2
CLK_PCIE_MINI2#

CLK_PCIE_ICH
CLK_PCIE_ICH#

CLK_PCIE_MINI3PCIE_MINI3
CLK_PCIE_MINI3#PCIE_MINI3#

CLK_MCH_3GPLL
CLK_MCH_3GPLL#MCH_3GPLL#
CLK_3GPLLREQ#

CLK_PCIE_SATA#

MINI1CLK_REQ#
MINI2CLK_REQ#
CLK_3GPLLREQ#
SATA_CLKREQ#
MINI3CLK_REQ#
EXPCLK_REQ#

H_STP_PCI# <24>

H_STP_CPU# <24>

CLK_MCH_BCLK <10>
CLK_MCH_BCLK# <10>

CLK_CPU_BCLK <7>
CLK_CPU_BCLK# <7>

CLK_CPU_ITP <7>
CLK_CPU_ITP# <7>

CLK_PCIE_MINI1# <34>

MINI1CLK_REQ# <34>

CLK_PCIE_MINI2 <34>
CLK_PCIE_MINI2# <34>

MINI2CLK_REQ# <34>

CLK_PCIE_ICH <24>
CLK_PCIE_ICH# <24>

CLK_PCIE_MINI3 <34>
CLK_PCIE_MINI3# <34>

MINI3CLK_REQ# <34>

CLK_PCIE_VGA <51>
CLK_PCIE_VGA# <51>

CLK_PCIE_EXP <32>
CLK_PCIE_EXP# <32>

EXPCLK_REQ# <32>
CLK_MCH_3GPLL <10>

CLK_MCH_3GPLL# <10>

CLK_3GPLLREQ# <10>

CLK_PCIE_SATA <23>

CLK_PCIE_SATA# <23>

SATA_CLKREQ# <24>

1 2

R4 10K_0402_5%~DR4 10K_0402_5%~D

1 2

R5 10K_0402_5%~DR5 10K_0402_5%~D

1 2

R6 10K_0402_5%~DR6 10K_0402_5%~D

1 2

R7 10K_0402_5%~DR7 10K_0402_5%~D

1 2

R8 10K_0402_5%~DR8 10K_0402_5%~D

1 2

R356 10K_0402_5%~DR356 10K_0402_5%~D

CLK_PCIE_MINI1 <34>

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

Compal Electronics, Inc.

Clock Generator

Clock Generator

Clock Generator
LA-4051P

LA-4051P

LA-4051P

663Friday, June 13, 2008

663Friday, June 13, 2008

663Friday, June 13, 2008

1

1.0

1.0

1.0

of

of

of

5

H_A#[3..35]<10>

D D

H_ADSTB#0<10>

H_REQ#0<10>
H_REQ#1<10>
H_REQ#2<10>
H_REQ#3<10>
H_REQ#4<10>

C C

H_ADSTB#1<10>

H_A20M#<23>

H_FERR#<23>

H_IGNNE#<23>
H_STPCLK#<23>

H_INTR<23>
H_NMI<23>
H_SMI#<23>

+V_CPU_GTLREF_2

1@ R984

1@

51_0402_5%~D

51_0402_5%~D

+1.05V_VCCP

12

1K_0402_1%~D

1K_0402_1%~D

12

1.74K_0402_1%~D

1.74K_0402_1%~D

1 2

R942

1@ R942

1@

R944

1@ R944

1@

+1.05V_VCCP

B B

Pin D22
Dual Core: 0 V
Quad Core: 2/3 VTT

+V_CPU_GTLREF_2

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_ADSTB#0

H_REQ#0
H_REQ#1
H_REQ#2

H_REQ#4
H_A#17

H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25 ITP_TCK
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35
H_ADSTB#1

H_A20M#
H_FERR#
H_IGNNE#

H_STPCLK#
H_INTR
H_NMI
H_SMI#

ITP_BPM2#1
ITP_BPM2#0

ITP_BPM2#2

R984

13

D

D

S

S

Layout close CPU PIN D22
50 ohm, 0.5 inch (max)

A A

JCPU1A

JCPU1A

J4

A[3]#

L5

A[4]#

L4

A[5]#

K5

A[6]#

M3

A[7]#

N2

A[8]#

J1

A[9]#

N3

A[10]#

P5

A[11]#

P2

A[12]#

L2

A[13]#

P4

A[14]#

P1

A[15]#

R1

A[16]#

M1

ADSTB[0]#

K3

REQ[0]#

H2

REQ[1]#

K2

REQ[2]#

J3

REQ[3]#

L1

REQ[4]#

Y2

A[17]#

U5

A[18]#

R3

A[19]#

W6

A[20]#

U4

A[21]#

Y5

A[22]#

U1

A[23]#

R4

A[24]#

T5

A[25]#

T3

A[26]#

W2

A[27]#

W5

A[28]#

Y4

A[29]#

U2

A[30]#

V4

A[31]#

W3

A[32]#

AA4

A[33]#

AB2

A[34]#

AA3

A[35]#

V1

ADSTB[1]#

A6

A20M#

A5

FERR#

C4

IGNNE#

D5

STPCLK#

C6

LINT0

B4

LINT1

A3

SMI#

M4

RSVD[01]

N5

RSVD[02]

T2

RSVD[03]

V3

RSVD[04]

B2

RSVD[05]

D2

RSVD[06]

D22

RSVD[07]

D3

RSVD[08]

F6

RSVD[09]

TYCO_1-1674770-2_Penryn~D

TYCO_1-1674770-2_Penryn~D

Q129

1@

Q129

1@

BSS138_SOT23~D

BSS138_SOT23~D

2

G

G

ADDR GROUP_0

ADDR GROUP_0

ADS#
BNR#
BPRI#

DEFER#

DRDY#
DBSY#

BR0#

IERR#

INIT#

LOCK#

CONTROL

CONTROL

RESET#

RS[0]#
RS[1]#
RS[2]#
TRDY#

HIT#

HITM#

ADDR GROUP_1

ADDR GROUP_1

BPM[0]#
BPM[1]#
BPM[2]#
BPM[3]#

PRDY#
PREQ#

TCK

TDI
TDO
TMS

TRST#

DBR#

XDP/ITP SIGNALS

XDP/ITP SIGNALS

THERMAL

THERMAL

PROCHOT#

THERMDA
THERMDC

ICH

ICH

THERMTRIP#

H CLK

H CLK

BCLK[0]
BCLK[1]

RESERVED

RESERVED

+3.3V_RUN

12

1@ R943

1@

100K_0402_5%~D

100K_0402_5%~D

C

C

1@

1@

2

B

B

E

E

MMST3904-7-F_SOT323-3~D

MMST3904-7-F_SOT323-3~D

3 1

R943

Q14

Q14

H1
E2
G5

H5
F21
E1

F1
D20

B3
H4
C1

F3
F4
G3
G2

G6
E4

AD4
AD3
AD1
AC4
AC2
AC1
AC5
AA6
AB3
AB5
AB6
C20

D21
A24
B25

C7

A22
A21

4

H_ADS#
H_BNR#
H_BPRI#

H_DEFER#
H_DRDY#
H_DBSY#

H_BR0#
H_IERR#

H_INIT#
H_LOCK#
H_RESET#

H_RS#0
H_RS#1
H_RS#2
H_TRDY#H_REQ#3

H_HIT#
H_HITM#

ITP_BPM#0
ITP_BPM#1
ITP_BPM#2
ITP_BPM#3
ITP_BPM#4
ITP_BPM#5

ITP_TDI
ITP_TDO
ITP_TMS
ITP_TRST#
ITP_DBRESET#

EC_CPU_PROCHOT#
H_THERMDA

H_THERMDC
H_THERMTRIP#
CLK_CPU_BCLK

CLK_CPU_BCLK#

+1.05V_VCCP

R973

R973

1 2

R61 56_0402_5%~DR61 56_0402_5%~D

+1.05V_VCCP

51_0402_5%~D

51_0402_5%~D

1 2

H_INIT# <23>

H_LOCK# <10>

H_RESET# <10>
H_RS#0 <10>
H_RS#1 <10>
H_RS#2 <10>
H_TRDY# <10>

ITP_DBRESET# <24>

2

C18

@C18

@

100P_0402_50V8K~D

100P_0402_50V8K~D

1

H_THERMTRIP# <18>

CLK_CPU_BCLK <6>

CLK_CPU_BCLK# <6>

@

@

H_RESET#

51_0402_1%~D

51_0402_1%~D

H_THERMTRIP#

R785

R785

ITP_BPM#5

H_ADS# <10>

H_BNR# <10>
H_BPRI# <10>

H_DEFER# <10>
H_DRDY# <10>

H_DBSY# <10>

H_BR0# <10>

H_HIT# <10>

H_HITM# <10>

Place close to CPU within 200 mil

+1.05V_VCCP

12

R945

R945
10K_0402_5%~D

10K_0402_5%~D

1@

R946

1@ R946

1@

10K_0402_5%~D

10K_0402_5%~D

12

1@

QUAD_REF_CTRL

+1.05V_VCCP

Place near JITP

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C19

C19

2

12

R56 56_0402_5%~DR56 56_0402_5%~D

+1.05V_VCCP

+1.05V_VCCP

H_RESET#

12

R59

R59
56_0402_5%~D

56_0402_5%~D

H_THERMDA <18>

width / Spacing = 10 / 10 mil

H_THERMDC <18>

ITP_BPM#0 ITP_BPM2#0

ITP_BPM#1 ITP_BPM2#1

ITP_BPM#2 ITP_BPM2#2

ITP_BPM#3 ITP_BPM2#3

QC:
ES1: POP ALL
ES2: POP 0 ohm ONLY
DC: DEPOP ALL

Place close to JITP within 1ns = 5000 mil

+1.05V_VCCP

Place close to CPU within 200ps = 1000 mil

3

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C20

C20

2

ITP_BPM#0
ITP_BPM#1
ITP_BPM#2
ITP_BPM#3
ITP_BPM#4
ITP_BPM#5

ITP_TDO

Depop R57 & R989
for Enhance ESD on dock issue

@ R976

@

0_0402_5%~D

0_0402_5%~D

1 2

@ R978

@

0_0402_5%~D

0_0402_5%~D

1 2

@ R980

@

0_0402_5%~D

0_0402_5%~D

1 2

@ R982

@

0_0402_5%~D

0_0402_5%~D

1 2

+3.3V_ALW_ICH

1 2

R60 10K_0402_5%~DR60 10K_0402_5%~D

R65

R65

150_0402_5%~D

150_0402_5%~D

1 2

R66

R66

649_0402_5%~D

649_0402_5%~D

1 2

1 2

1 2

R976

R978

R980

R982

ESD Team
Command
Unstuff

R1015 0_0402_5%~D@R1015 0_0402_5%~D@

1 2

R1016 0_0402_5%~D@R1016 0_0402_5%~D@

1 2

R1017 0_0402_5%~D@R1017 0_0402_5%~D@

1 2

R1018 0_0402_5%~D@R1018 0_0402_5%~D@

1 2

R1019 0_0402_5%~D@R1019 0_0402_5%~D@

1 2

R1020 0_0402_5%~D@R1020 0_0402_5%~D@

1 2

R57 124_0402_5%~D@R57 124_0402_5%~D@

R989 22.6_0402_1%~D@R989 22.6_0402_1%~D@

@ R977

@

@ R979

@

@ R981

@

@ R983

@

Depop ALL for
Enhance ESD on dock issue

ITP_DBRESET#

ITP_TDI

ITP_TRST#

CLK_CPU_ITP<6>
CLK_CPU_ITP#<6>

R977
51_0402_1%~D

51_0402_1%~D
R979

51_0402_1%~D

51_0402_1%~D
R981

51_0402_1%~D

51_0402_1%~D
R983

51_0402_1%~D

51_0402_1%~D

2

+1.05V_VCCP

ITP_DBRESET#

ITP_TCK
CLK_CPU_ITP

CLK_CPU_ITP#

ITP_TCK
ITP_TRST#

ITP_TMS
ITP_TDI

+1.05V_VCCP

BPM#0
BPM#1
BPM#2
BPM#3
BPM#4
BPM#5

+1.05V_VCCP

51_0402_5%~D

51_0402_5%~D

1 2

39_0402_5%~D

39_0402_5%~D

1 2

1 2

R67 27_0402_5%R67 27_0402_5%

29

JITP1

@JITP1

9
8
7
6
5
4
3
2
1

VTT1
VTT0
VTAP
DBR#
DBA#
BPM0#
GND5
BPM1#
GND4
BPM2#
GND3
BPM3#
GND2
BPM4#
GND1
BPM5#
RESET#
FBO
GND0
BCLKP
BCLKN
TDO
NC2
TCK
NC1
TRST#
TMS
TDI

GND6

GND7

30

ITP_TDO

ITP_TMS

ITP_TCK

@

MOLEX_52435-2891_28P~D

MOLEX_52435-2891_28P~D

28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10

R62

R62

R64

R64

Place close to JITP within 200ps = 1000 mil

QUAD_REF_CTRL

JCPU1D

JCPU1D

A4
A8

A11
A14
A16
A19
A23
AF2

B6
B8

B11
B13
B16
B19
B21
B24

C5

C8
C11
C14
C16
C19

C2
C22
C25

D1

D4

D8
D11
D13
D16
D19
D23
D26

E3
E6

E8
E11
E14
E16
E19
E21
E24

F5

F8
F11
F13
F16
F19

F2
F22
F25

G4

G1
G23
G26

H3

H6
H21
H24

J2

J5
J22
J25

K1

K4
K23
K26

L3

L6
L21
L24

M2

M5
M22
M25

N1

N4
N23
N26

VSS[082]

VSS[001]
VSS[002]

VSS[083]

VSS[003]

VSS[084]

VSS[004]

VSS[085]

VSS[005]

VSS[086]

VSS[006]

VSS[087]

VSS[007]

VSS[088]

VSS[008]

VSS[089]

VSS[009]

VSS[090]

VSS[010]

VSS[091]

VSS[011]

VSS[092]

VSS[012]

VSS[093]

VSS[013]

VSS[094]

VSS[014]

VSS[095]

VSS[015]

VSS[096]

VSS[016]

VSS[097]

VSS[017]

VSS[098]

VSS[018]

VSS[099]

VSS[019]

VSS[100]

VSS[020]

VSS[101]

VSS[021]

VSS[102]

VSS[022]

VSS[103]

VSS[023]

VSS[104]

VSS[024]

VSS[105]

VSS[025]

VSS[106]

VSS[026]

VSS[107]

VSS[027]

VSS[108]

VSS[028]

VSS[109]

VSS[029]

VSS[110]

VSS[030]

VSS[111]

VSS[031]

VSS[112]

VSS[032]

VSS[113]

VSS[033]

VSS[114]

VSS[034]

VSS[115]

VSS[035]

VSS[116]

VSS[036]

VSS[117]

VSS[037]

VSS[118]

VSS[038]

VSS[119]

VSS[039]

VSS[120]

VSS[040]

VSS[121]

VSS[041]

VSS[122]

VSS[042]

VSS[123]

VSS[043]

VSS[124]

VSS[044]

VSS[125]

VSS[045]

VSS[126]

VSS[046]

VSS[127]

VSS[047]

VSS[128]

VSS[048]

VSS[129]

VSS[049]

VSS[130]

VSS[050]

VSS[131]

VSS[051]

VSS[132]

VSS[052]

VSS[133]

VSS[053]

VSS[134]

VSS[054]

VSS[135]

VSS[055]

VSS[136]

VSS[056]

VSS[137]

VSS[057]

VSS[138]

VSS[058]

VSS[139]

VSS[059]

VSS[140]

VSS[060]

VSS[141]

VSS[061]

VSS[142]

VSS[062]

VSS[143]

VSS[063]

VSS[144]

VSS[064]

VSS[145]

VSS[065]

VSS[146]

VSS[066]

VSS[147]
VSS[148]

VSS[067]
VSS[068]

VSS[149]

VSS[069]

VSS[150]

VSS[070]

VSS[151]

VSS[071]

VSS[152]

VSS[072]

VSS[153]

VSS[073]

VSS[154]

VSS[074]

VSS[155]

VSS[075]

VSS[156]

VSS[076]

VSS[157]

VSS[077]

VSS[158]

VSS[078]

VSS[159]

VSS[079]

VSS[160]

VSS[080]

VSS[161]

VSS[081]P3VSS[162]

VSS[163]

TYCO_1-1674770-2_Penryn~D

TYCO_1-1674770-2_Penryn~D

1

P6
P21
P24
R2
R5
R22
R25
T1
T4
T23
T26
U3
U6
U21
U24
V2
V5
V22
V25
W1
W4
W23
W26
Y3
Y6
Y21
Y24
AA2
AA5
AA8
AA11
AA14
AA16
AA19
AA22
AA25
AB1
AB4
AB8
AB11
AB13
AB16
AB19
AB23
AB26
AC3
AC6
AC8
AC11
AC14
AC16
AC19
AC21
AC24
AD2
AD5
AD8
AD11
AD13
AD16
AD19
AD22
AD25
AE1
AE4
AE8
AE11
AE14
AE16
AE19
AE23
AE26
A2
AF6
AF8
AF11
AF13
AF16
AF19
AF21
A25
AF25

ITP_BPM2#3

Quad Core support circuit

http://hobi-elektronika.net

5

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Title

Title

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

4

3

2

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

Compal Electronics, Inc.

Penryn Processor(1/2)

Penryn Processor(1/2)

Penryn Processor(1/2)
LA-4051P

LA-4051P

LA-4051P

763Thursday, June 05, 2008

763Thursday, June 05, 2008

763Thursday, June 05, 2008

1

1.0

1.0

1.0

of

of

of

5

4

3

2

1

+VCC_CORE +VCC_CORE

D D

C C

CPU_MCH_BSEL0<6,10>

CPU_MCH_BSEL1<6,10>

CPU_MCH_BSEL2<6,10>

B B

1 2

A A

1K_0402_5%~D

1K_0402_5%~D

@R72

@

R72

+V_CPU_GTLREF

1K_0402_5%~D

1K_0402_5%~D

@R73

@

R73

1 2

H_D#[0..63]<10>

H_DSTBN#0<10>

H_DSTBP#0<10>

H_DINV#0<10>

H_DSTBN#1<10>

H_DSTBP#1<10>

H_DINV#1<10>

T153PAD~D T153PAD~D
T138PAD~D T138PAD~D

T4PAD~D T4PAD~D

R1039 0_0402_5%~DR1039 0_0402_5%~D

1 2

R1040 0_0402_5%~DR1040 0_0402_5%~D

1 2

R1041 0_0402_5%~DR1041 0_0402_5%~D

1 2

TEST1
TEST2

JCPU1B

H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_DSTBN#0
H_DSTBP#0
H_DINV#0

H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21

H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_DSTBN#1
H_DSTBP#1
H_DINV#1

TEST1
TEST2
TEST3
TEST4
TEST5
TEST6
TEST7

BSEL2

For the purpose of testability, route these signals
through a ground referenced Z0 = 50ohm trace that
ends in a via that is near a GND via and is
accessible through an oscilloscope connection.

FSB
533
667
800

JCPU1B

E22

D[0]#

F24

D[1]#

BSEL0
BSEL1

E26

G22

F23

G25

E25
E23
K24

G24

J24
J23
H22
F26
K22
H23

J26
H26
H25

N22

K25

P26

R23

L23
M24

L22
M23

P25

P23

P22

T24
R24

L25

T25
N25

L26
M26
N24

AD26

C23
D25
C24

AF26

AF1

A26

C3
B22
B23

C21

T154PAD~D T154PAD~D
T3PAD~D T3PAD~D

DATA GRP 0

DATA GRP 0

D[2]#
D[3]#
D[4]#
D[5]#
D[6]#
D[7]#
D[8]#
D[9]#
D[10]#
D[11]#
D[12]#
D[13]#
D[14]#
D[15]#
DSTBN[0]#
DSTBP[0]#
DINV[0]#

D[16]#
D[17]#
D[18]#
D[19]#
D[20]#
D[21]#
D[22]#
D[23]#
D[24]#
D[25]#
D[26]#
D[27]#
D[28]#
D[29]#
D[30]#
D[31]#
DSTBN[1]#
DSTBP[1]#
DINV[1]#

GTLREF
TEST1
TEST2
TEST3
TEST4
TEST5
TEST6
TEST7
BSEL[0]
BSEL[1]
BSEL[2]

TYCO_1-1674770-2_Penryn~D

TYCO_1-1674770-2_Penryn~D

TEST3
TEST5

MISC

MISC

DATA GRP 1

DATA GRP 1

DATA GRP 2DATA GRP 3

DATA GRP 2DATA GRP 3

DSTBN[2]#
DSTBP[2]#

DINV[2]#

DSTBN[3]#
DSTBP[3]#

DINV[3]#
COMP[0]

COMP[1]
COMP[2]
COMP[3]

DPRSTP#

DPSLP#

DPWR#

PWRGOOD

BCLK BSEL2 BSEL1 BSEL0

001

133
166
200

100

D[32]#
D[33]#
D[34]#
D[35]#
D[36]#
D[37]#
D[38]#
D[39]#
D[40]#
D[41]#
D[42]#
D[43]#
D[44]#
D[45]#
D[46]#
D[47]#

D[48]#
D[49]#
D[50]#
D[51]#
D[52]#
D[53]#
D[54]#
D[55]#
D[56]#
D[57]#
D[58]#
D[59]#
D[60]#
D[61]#
D[62]#
D[63]#

SLP#

PSI#

Y22
AB24
V24
V26
V23
T22
U25
U23
Y25
W22
Y23
W24
W25
AA23
AA24
AB25
Y26
AA26
U22

AE24
AD24
AA21
AB22
AB21
AC26
AD20
AE22
AF23
AC25
AE21
AD21
AC22
AD23
AF22
AC23
AE25
AF24
AC20

R26
U26
AA1
Y1

E5
B5
D24
D6
D7
AE6

110

1067 266 0 0 0

H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_DSTBN#2
H_DSTBP#2
H_DINV#2

H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54H_D#22
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63
H_DSTBN#3
H_DSTBP#3
H_DINV#3

COMP0
COMP1
COMP2
COMP3

H_DPRSTP#
H_DPSLP#
H_DPWR#
H_PWRGOOD
H_CPUSLP#
H_PSI#

+V_CPU_GTLREF

H_DPRSTP# <10,23,47>

H_DPWR# <10>

H_PWRGOOD <23>

H_CPUSLP# <10>

+1.05V_VCCP

12

R77

R77
1K_0402_1%~D

1K_0402_1%~D

12

R78

R78
2K_0402_1%~D

2K_0402_1%~D

H_DSTBN#2 <10>
H_DSTBP#2 <10>

H_DINV#2 <10>

H_DSTBN#3 <10>
H_DSTBP#3 <10>

H_DINV#3 <10>

H_DPSLP# <23>

H_PSI# <47>

49.9_0402_1%~D

49.9_0402_1%~D

12

R68

R68

Resistor placed within 0.5" of
CPU pin.Trace should be at least
25 mils away from any other
toggling signal. COMP0, COMP2
trace should be 25 ohm. COMP1,
COMP3 should be 50 ohm.
(Quad Core design)

49.9_0402_1%~D

49.9_0402_1%~D

24.9_0402_1%~D

24.9_0402_1%~D

12

R69

R69

24.9_0402_1%~D

24.9_0402_1%~D

12

12

R70

R70

R71

R71

Dual Core Should follow Quad Core value
Avia should support Quad / Dual Core CPU

JCPU1C

JCPU1C

A7

VCC[001]

A9

VCC[002]

A10

VCC[003]

A12

VCC[004]

A13

VCC[005]

A15

VCC[006]

A17

VCC[007]

A18

VCC[008]

A20

VCC[009]

B7

VCC[010]

B9

VCC[011]

B10

VCC[012]

B12

VCC[013]

B14

VCC[014]

B15

VCC[015]

B17

VCC[016]

B18

VCC[017]

B20

VCC[018]

C9

VCC[019]

C10

VCC[020]

C12

VCC[021]

C13

VCC[022]

C15

VCC[023]

C17

VCC[024]

C18

VCC[025]

D9

VCC[026]

D10

VCC[027]

D12

VCC[028]

D14

VCC[029]

D15

VCC[030]

D17

VCC[031]

D18

VCC[032]

E7

VCC[033]

E9

VCC[034]

E10

VCC[035]

E12

VCC[036]

E13

VCC[037]

E15

VCC[038]

E17

VCC[039]

E18

VCC[040]

E20

VCC[041]

F7

VCC[042]

F9

VCC[043]

F10

VCC[044]

F12

VCC[045]

F14

VCC[046]

F15

VCC[047]

F17

VCC[048]

F18

VCC[049]

F20

VCC[050]

AA7

VCC[051]

AA9

VCC[052]

AA10

VCC[053]

AA12

VCC[054]

AA13

VCC[055]

AA15

VCC[056]

AA17

VCC[057]

AA18

VCC[058]

AA20

VCC[059]

AB9

VCC[060]

AC10

VCC[061]

AB10

VCC[062]

AB12

VCC[063]

AB14

VCC[064]

AB15

VCC[065]

AB17

VCC[066]

AB18

VCC[067]

TYCO_1-1674770-2_Penryn~D

TYCO_1-1674770-2_Penryn~D

AB20

VCC[068]

AB7

VCC[069]

AC7

VCC[070]

AC9

VCC[071]

AC12

VCC[072]

AC13

VCC[073]

AC15

VCC[074]

AC17

VCC[075]

AC18

VCC[076]

AD7

VCC[077]

AD9

VCC[078]

AD10

VCC[079]

AD12

VCC[080]

AD14

VCC[081]

AD15

VCC[082]

AD17

VCC[083]

AD18

VCC[084]

AE9

VCC[085]

AE10

VCC[086]

AE12

VCC[087]

AE13

VCC[088]

AE15

VCC[089]

AE17

VCC[090]

AE18

VCC[091]

AE20

VCC[092]

AF9

VCC[093]

AF10

VCC[094]

AF12

VCC[095]

AF14

VCC[096]

AF15

VCC[097]

AF17

VCC[098]

AF18

VCC[099]

AF20

VCC[100]
VCCP[01]

VCCP[02]
VCCP[03]
VCCP[04]
VCCP[05]
VCCP[06]
VCCP[07]
VCCP[08]
VCCP[09]
VCCP[10]
VCCP[11]
VCCP[12]
VCCP[13]
VCCP[14]
VCCP[15]
VCCP[16]

VCCA[01]
VCCA[02]

VID[0]
VID[1]
VID[2]
VID[3]
VID[4]
VID[5]
VID[6]

VCCSENSE

VSSSENSE

G21
V6
J6
K6
M6
J21
K21
M21
N21
N6
R21
R6
T21
T6
V21
W21

B26
C26

AD6
AF5
AE5
AF4
AE3
AF3
AE2

AF7

AE7

VID0
VID1
VID2
VID3
VID4
VID5
VID6

VCCSENSE

VSSSENSE

+1.05V_VCCP

220U_D2_4VY_R15M~D

220U_D2_4VY_R15M~D

1

+

+

C21

C21

2

CRB was 270uF

VID0 <47>
VID1 <47>
VID2 <47>
VID3 <47>
VID4 <47>
VID5 <47>
VID6 <47>

VCCSENSE <47>

VSSSENSE <47>

10U_0805_10V4Z~D

10U_0805_10V4Z~D

0.01U_0402_16V7K~D

0.01U_0402_16V7K~D

1

1

C23

C23

C22

C22

2

2

Length match within 25 mils, Z0=27.4 ohm

Place R75 and R76 near CPU

+VCC_CORE

1 2

R75 100_0402_1%~DR75 100_0402_1%~D

1 2

R76 100_0402_1%~DR76 100_0402_1%~D

Route VCCSENSE and VSSSENSE trace at

27.4 ohms, 7 mils spacing and the placement should be within 1 inch (max)

VCCSENSE

VSSSENSE

1 2

R833 27.4_0402_1%~D@R833 27.4_0402_1%~D@

Reserve for testing
only

+1.5V_RUN

DELL CONFIDENTIAL/PROPRIETARY

http://hobi-elektronika.net

5

Layout close CPU PIN AD26
50 ohm, 0.5 inch (max)

4

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

3

2

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

Compal Electronics, Inc.

Compal Electronics, Inc.

Compal Electronics, Inc.

Penryn Processor(2/2)

Penryn Processor(2/2)

Penryn Processor(2/2)
LA-4051P

LA-4051P

LA-4051P

863Thursday, June 05, 2008

863Thursday, June 05, 2008

863Thursday, June 05, 2008

1

1.0

1.0

1.0

of

of

of

5

+VCC_CORE

Place these inside
socket cavity on L8
(North side
Secondary)

D D

Place these inside
socket cavity on L8
(Sorth side
Secondary)

Place these inside
socket cavity on L8
(North side
Primary)

Place these inside
socket cavity on L8
(Sorth side

C C

Primary)

1

2

+VCC_CORE

1

2

+VCC_CORE

1

2

+VCC_CORE

1

2

C24

C24
10U_0805_4VAM~D

10U_0805_4VAM~D

C34

C34
10U_0805_4VAM~D

10U_0805_4VAM~D

C44

C44
10U_0805_4VAM~D

10U_0805_4VAM~D

C50

C50
10U_0805_4VAM~D

10U_0805_4VAM~D

1

C25

C25
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C35

C35
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C45

C45
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C51

C51
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C26

C26
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C36

C36
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C46

C46
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C52

C52
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C27

C27
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C37

C37
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C47

C47
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C53

C53
10U_0805_4VAM~D

10U_0805_4VAM~D

2

4

1

C28

C28
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C38

C38
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C48

C48
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C54

C54
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C29

C29
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C39

C39
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C49

C49
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C55

C55
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C30

C30
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C40

C40
10U_0805_4VAM~D

10U_0805_4VAM~D

2

10uF 0805 X6S -> 85 degree C

3

1

C31

C31
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C41

C41
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C32

C32
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C42

C42
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C33

C33
10U_0805_4VAM~D

10U_0805_4VAM~D

2

1

C43

C43
10U_0805_4VAM~D

10U_0805_4VAM~D

2

2

1

High Frequence Decoupling

Near VCORE regulator.

+VCC_CORE

270U_D_2VM_R4.5M~D

270U_D_2VM_R4.5M~D

270U_D_2VM_R4.5M~D

1

+

+

2

270U_D_2VM_R4.5M~D

270U_D_2VM_R4.5M~D

270U_D_2VM_R4.5M~D

270U_D_2VM_R4.5M~D

1

1

@

@

@

@

C58

C58

+

+

+

+

C61

C61

2

2

270U_D_2VM_R4.5M~D

270U_D_2VM_R4.5M~D

1@

1@

1

1

+

+

+

+

C56

C56

C59

C59

2

2

270U_D_2VM_R4.5M~D

270U_D_2VM_R4.5M~D

C60

C60

270U_D_2VM_R4.5M~D

1

+

+

2

C57

C57

ESR <= 1.5m ohm
Capacitor > 1320uF

B B

+1.05V_VCCP

1

C62

C62

0.1U_0402_10V7K~D

0.1U_0402_10V7K~D

2

A A

Board Bottom Side Board Top Side

1

C63

C63

0.1U_0402_10V7K~D

0.1U_0402_10V7K~D

2

1

C64

C64

0.1U_0402_10V7K~D

0.1U_0402_10V7K~D

2

1

2

C65

C65

0.1U_0402_10V7K~D

0.1U_0402_10V7K~D

1

C66

C66

0.1U_0402_10V7K~D

0.1U_0402_10V7K~D

2

1

C67

C67

0.1U_0402_10V7K~D

0.1U_0402_10V7K~D

2

Place these inside
socket cavity on L8
(North side
Secondary)

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Compal Electronics, Inc.

CPU Bypass

CPU Bypass

CPU Bypass

LA-4051P

LA-4051P

LA-4051P

963Thursday, June 05, 2008

963Thursday, June 05, 2008

963Thursday, June 05, 2008

1

1.0

1.0

1.0

of

of

of

http://hobi-elektronika.net

5

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

4

3

2

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

5

U2A

M11

N12

P13

N10

AD14

Y10
Y12
Y14

W2

AA8

AA13

AA9
AA11
AD11
AD10
AD13
AE12

AE9

AA2

AD8

AA3

AD3

AD7
AE14

AF3

AC1

AE3

AC3
AE11

AE8

AG2

AD6

C12

E11

A11

B11

12

R91

R91
221_0402_1%~D

221_0402_1%~D

1

2

1 2

F2
G8
F8
E6
G2
H6
H2
F6
D4
H3
M9

P2
R2

N9
M5
N2

R1
N5
N6

N8

M3
Y3

Y6

Y7

Y9

C5
E3

U2A

H_D#_0
H_D#_1
H_D#_2
H_D#_3
H_D#_4
H_D#_5
H_D#_6
H_D#_7
H_D#_8
H_D#_9
H_D#_10
H_D#_11

J1

H_D#_12

J2

H_D#_13
H_D#_14

J6

H_D#_15
H_D#_16

L2

H_D#_17
H_D#_18
H_D#_19

L6

H_D#_20
H_D#_21

J3

H_D#_22
H_D#_23
H_D#_24
H_D#_25
H_D#_26
H_D#_27
H_D#_28

L7

H_D#_29
H_D#_30
H_D#_31
H_D#_32
H_D#_33
H_D#_34
H_D#_35
H_D#_36
H_D#_37
H_D#_38
H_D#_39
H_D#_40
H_D#_41
H_D#_42
H_D#_43
H_D#_44
H_D#_45
H_D#_46
H_D#_47
H_D#_48
H_D#_49
H_D#_50
H_D#_51
H_D#_52
H_D#_53
H_D#_54
H_D#_55
H_D#_56
H_D#_57
H_D#_58
H_D#_59
H_D#_60
H_D#_61
H_D#_62
H_D#_63

H_SWING
H_RCOMP

H_CPURST#
H_CPUSLP#

H_AVREF
H_DVREF

CANTIGA ES_FCBGA1329~D

CANTIGA ES_FCBGA1329~D

3.01K_0402_1%~D

3.01K_0402_1%~D

0.1U_0402_16V7K~D

0.1U_0402_16V7K~D

C74

C74

1K_0402_1%~D

1K_0402_1%~D

+1.8V_MEM

R93

R93

R97

R97

HOST

HOST

12

R88

R88
1K_0402_1%~D

1K_0402_1%~D

12

12

H_ADSTB#_0
H_ADSTB#_1

H_DSTBN#_0
H_DSTBN#_1
H_DSTBN#_2
H_DSTBN#_3

H_DSTBP#_0
H_DSTBP#_1
H_DSTBP#_2
H_DSTBP#_3

1

2

1

2

H_D#[0..63]<8>

D D

C C

for Quad Core

16.9_0402_1%~D1@

16.9_0402_1%~D1@

Option Part

Option Part

R82

2@ R82

2@

1 2

24.9_0402_1%~D

24.9_0402_1%~D

B B

H_RESET#<7>

H_CPUSLP#<8>

12

R90

R90
1K_0402_1%~D

1K_0402_1%~D

+H_VREF

12

R94

R94

2K_0402_1%~D

2K_0402_1%~D

A A

0.1U_0402_16V7K~D

0.1U_0402_16V7K~D

@C73

@

1

C73

2

H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63

H_SWNG
+H_RCOMP

H_RESET#
H_CPUSLP#

+H_VREF

+1.05V_VCCP+1.05V_VCCP

H_SWNG

100_0402_1%~D

100_0402_1%~D

75_0402_1%~D1@

75_0402_1%~D1@

Option Part

Option Part

2@ R95

2@

R95

for Quad Core

http://hobi-elektronika.net

5

H_A#_3
H_A#_4
H_A#_5
H_A#_6
H_A#_7
H_A#_8

H_A#_9
H_A#_10
H_A#_11
H_A#_12
H_A#_13
H_A#_14
H_A#_15
H_A#_16
H_A#_17
H_A#_18
H_A#_19
H_A#_20
H_A#_21
H_A#_22
H_A#_23
H_A#_24
H_A#_25
H_A#_26
H_A#_27
H_A#_28
H_A#_29
H_A#_30
H_A#_31
H_A#_32
H_A#_33
H_A#_34
H_A#_35

H_ADS#

H_BNR#

H_BPRI#

H_BREQ#

H_DEFER#

H_DBSY#

HPLL_CLK

HPLL_CLK#

H_DPWR#

H_DRDY#

H_HIT#

H_HITM#

H_LOCK#
H_TRDY#

H_DINV#_0
H_DINV#_1
H_DINV#_2
H_DINV#_3

H_REQ#_0
H_REQ#_1
H_REQ#_2
H_REQ#_3
H_REQ#_4

H_RS#_0
H_RS#_1
H_RS#_2

SMRCOMP_VOH

0.01U_0402_16V7K~D

0.01U_0402_16V7K~D

C71

C71

SMRCOMP_VOL

0.01U_0402_16V7K~D

0.01U_0402_16V7K~D

C75

C75

MCH_TSATN#

4

A14
C15
F16
H13
C18
M16
J13
P16
R16
N17
M13
E17
P17
F17
G20
B19
J16
E20
H16
J20
L17
A17
B17
L16
C21
J17
H20
B18
K17
B20
F21
K21
L20

H12
B16
G17
A9
F11
G12
E9
B10
AH7
AH6
J11
F9
H9
E12
H11
C9

J8
L3
Y13
Y1

L10
M7
AA5
AE6

L9
M8
AA6
AE5

B15
K13
F13
B13
B14

B6
F12
C8

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

1

C72

C72

2

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

1

C76

C76

2

R103

R103
0_0402_5%~D

0_0402_5%~D

4

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35

H_ADS#
H_ADSTB#0
H_ADSTB#1
H_BNR#
H_BPRI#
H_BR0#
H_DEFER#
H_DBSY#
CLK_MCH_BCLK
CLK_MCH_BCLK#
H_DPWR#
H_DRDY#
H_HIT#
H_HITM#
H_LOCK#
H_TRDY#

H_DINV#0
H_DINV#1
H_DINV#2
H_DINV#3

H_DSTBN#0
H_DSTBN#1
H_DSTBN#2
H_DSTBN#3

H_DSTBP#0
H_DSTBP#1
H_DSTBP#2
H_DSTBP#3

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4

H_RS#0
H_RS#1
H_RS#2

+1.05V_VCCP

12

R101

R101

54.9_0402_1%~D

54.9_0402_1%~D

1 2

12

R104

R104
330_0402_5%~D

330_0402_5%~D

MMST3904-7-F_SOT323-3~D

MMST3904-7-F_SOT323-3~D

H_A#[3..35] <7>

+1.8V_MEM

R79 80.6_0402_1%~DR79 80.6_0402_1%~D
R80 80.6_0402_1%~DR80 80.6_0402_1%~D

+V_DDR_MCH_REF

H_ADS# <7>

H_ADSTB#0 <7>

H_ADSTB#1 <7>
H_BNR# <7>
H_BPRI# <7>
H_BR0# <7>
H_DEFER# <7>
H_DBSY# <7>

CLK_MCH_BCLK <6>

CLK_MCH_BCLK# <6>
H_DPWR# <8>
H_DRDY# <7>

H_HIT# <7>
H_HITM# <7>
H_LOCK# <7>

H_TRDY# <7>

H_DINV#0 <8>
H_DINV#1 <8>
H_DINV#2 <8>
H_DINV#3 <8>

H_DSTBN#0 <8>
H_DSTBN#1 <8>
H_DSTBN#2 <8>
H_DSTBN#3 <8>

H_DSTBP#0 <8>
H_DSTBP#1 <8>
H_DSTBP#2 <8>
H_DSTBP#3 <8>

H_REQ#0 <7>
H_REQ#1 <7>
H_REQ#2 <7>
H_REQ#3 <7>
H_REQ#4 <7>

H_RS#0 <7>
H_RS#1 <7>
H_RS#2 <7>

+3.3V_RUN

1K_0402_5%~D

1K_0402_5%~D

12

R98

R98

2

B

B

C

C

2

B

B

Q3

Q3

E

E

MMST3904-7-F_SOT323-3~D

MMST3904-7-F_SOT323-3~D

3 1

Q4

Q4

1

2

+1.05V_M

499_0402_1%~D

499_0402_1%~D

R87

R87

1K_0402_5%~D

1K_0402_5%~D

12

R99

R99

C

C

E

E

3 1

12

1 2

SMRCOMP

12

SMRCOMP#

12

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D
R81 499_0402_1%~DR81 499_0402_1%~D

1

C68

C68

C69

C69

2

1K_0402_1%~D

1K_0402_1%~D

R83

R83

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C70

C70

2

MCH_TSATN_EC <37>

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

3

M_CLK_DDR0<16>
M_CLK_DDR1<16>
M_CLK_DDR2<17>
M_CLK_DDR3<17>

M_CLK_DDR#0<16>
M_CLK_DDR#1<16>
M_CLK_DDR#2<17>
M_CLK_DDR#3<17>

DDR_CKE0_DIMMA<16>
DDR_CKE1_DIMMA<16>
DDR_CKE2_DIMMB<17>
DDR_CKE3_DIMMB<17>

DDR_CS0_DIMMA#<16>
DDR_CS1_DIMMA#<16>
DDR_CS2_DIMMB#<17>
DDR_CS3_DIMMB#<17>

1 2

CLK_MCH_3GPLL<6>
CLK_MCH_3GPLL#<6>

DMI_MRX_ITX_N0<24>
DMI_MRX_ITX_N1<24>
DMI_MRX_ITX_N2<24>
DMI_MRX_ITX_N3<24>

DMI_MRX_ITX_P0<24>
DMI_MRX_ITX_P1<24>
DMI_MRX_ITX_P2<24>
DMI_MRX_ITX_P3<24>

DMI_MTX_IRX_N0<24>
DMI_MTX_IRX_N1<24>
DMI_MTX_IRX_N2<24>
DMI_MTX_IRX_N3<24>

DMI_MTX_IRX_P0<24>
DMI_MTX_IRX_P1<24>
DMI_MTX_IRX_P2<24>
DMI_MTX_IRX_P3<24>

CL_CLK0<24>
CL_DATA0<24>

ICH_CL_PWROK<24,38>

CL_RST0#<24>

DDPC_CTRLDATA<12>

CLK_3GPLLREQ#<6>
MCH_ICH_SYNC#<24>

3

M_ODT0<16>
M_ODT1<16>
M_ODT2<17>
M_ODT3<17>

T13PAD~D T13PAD~D

T25PAD~D T25PAD~D
T26PAD~D T26PAD~D
T27PAD~D T27PAD~D
T28PAD~D T28PAD~D
T29PAD~D T29PAD~D

T30PAD~D T30PAD~D

T31PAD~D T31PAD~D

T32PAD~D T32PAD~D
T33PAD~D T33PAD~D
T34PAD~D T34PAD~D
T35PAD~D T35PAD~D
T36PAD~D T36PAD~D

M_CLK_DDR0
M_CLK_DDR1
M_CLK_DDR2
M_CLK_DDR3

M_CLK_DDR#0
M_CLK_DDR#1
M_CLK_DDR#2
M_CLK_DDR#3

DDR_CKE0_DIMMA
DDR_CKE1_DIMMA
DDR_CKE2_DIMMB
DDR_CKE3_DIMMB

DDR_CS0_DIMMA#
DDR_CS1_DIMMA#
DDR_CS2_DIMMB#
DDR_CS3_DIMMB#

M_ODT0
M_ODT1
M_ODT2
M_ODT3

SMRCOMP
SMRCOMP#

SMRCOMP_VOH
SMRCOMP_VOL

+V_DDR_MCH_REF

SM_PWROK
TP_SM_DRAMRST#

CLK_MCH_3GPLL
CLK_MCH_3GPLL#

DMI_MRX_ITX_N0
DMI_MRX_ITX_N1
DMI_MRX_ITX_N2
DMI_MRX_ITX_N3

DMI_MRX_ITX_P0
DMI_MRX_ITX_P1
DMI_MRX_ITX_P2
DMI_MRX_ITX_P3

DMI_MTX_IRX_N0
DMI_MTX_IRX_N1
DMI_MTX_IRX_N2
DMI_MTX_IRX_N3

DMI_MTX_IRX_P0
DMI_MTX_IRX_P1
DMI_MTX_IRX_P2
DMI_MTX_IRX_P3

GFX_VID0
GFX_VID1
GFX_VID2
GFX_VID3
GFX_VID4

GFX_VR_ON

CL_CLK0
CL_DATA0
ICH_CL_PWROK
CL_RST0#
+CL_VREF

DDPC_CTRLCLK
DDPC_CTRLDATA

CLK_3GPLLREQ#
MCH_ICH_SYNC#

MCH_TSATN#

ICH_AZ_MCH_BITCLK
ICH_AZ_MCH_RST#
ICH_AZ_MCH_SDIN2
ICH_AZ_MCH_SDOUT
ICH_AZ_MCH_SYNC

PLTRST1#_R

THERMTRIP_MCH#

AP24

SA_CK_0

AT21

SA_CK_1

AV24

SB_CK_0

AU20

SB_CK_1

AR24

SA_CK#_0

AR21

SA_CK#_1

AU24

SB_CK#_0

AV20

SB_CK#_1

BC28

SA_CKE_0

AY28

SA_CKE_1

AY36

SB_CKE_0

BB36

SB_CKE_1

BA17

SA_CS#_0

AY16

SA_CS#_1

AV16

SB_CS#_0

AR13

SB_CS#_1

BD17

SA_ODT_0

AY17

SA_ODT_1

BF15

SB_ODT_0

AY13

SB_ODT_1

BG22

SM_RCOMP

BH21

SM_RCOMP#

BF28

SM_RCOMP_VOH

BH28

SM_RCOMP_VOL

AV42

SM_VREF

AR36

SM_PWROK

BF17

SM_REXT

BC36

SM_DRAMRST#

B38

DPLL_REF_CLK

A38

DPLL_REF_CLK#

E41

DPLL_REF_SSCLK

F41

DPLL_REF_SSCLK#

F43

PEG_CLK

E43

PEG_CLK#

AE41

DMI_RXN_0

AE37

DMI_RXN_1

AE47

DMI_RXN_2

AH39

DMI_RXN_3

AE40

DMI_RXP_0

AE38

DMI_RXP_1

AE48

DMI_RXP_2

AH40

DMI_RXP_3

AE35

DMI_TXN_0

AE43

DMI_TXN_1

AE46

DMI_TXN_2

AH42

DMI_TXN_3

AD35

DMI_TXP_0

AE44

DMI_TXP_1

AF46

DMI_TXP_2

AH43

DMI_TXP_3

B33

GFX_VID_0

B32

GFX_VID_1

G33

GFX_VID_2

F33

GFX_VID_3

E33

GFX_VID_4

C34

GFX_VR_EN

AH37

CL_CLK

AH36

CL_DATA

AN36

CL_PWROK

AJ35

CL_RST#

AH34

CL_VREF

N28

DDPC_CTRLCLK

M28

DDPC_CTRLDATA

G36

SDVO_CTRLCLK

E36

SDVO_CTRLDATA

K36

CLKREQ#

H36

ICH_SYNC#

B12

TSATN#

B28

HDA_BCLK

B30

HDA_RST#

B29

HDA_SDI

C29

HDA_SDO

A28

HDA_SYNC

R100 100_0402_5%~DR100 100_0402_5%~D

1 2

R102 56_0402_5%~DR102 56_0402_5%~D

2

RSVD

RSVD

DDR CLK/ CONTROL/COMPENSATION

DDR CLK/ CONTROL/COMPENSATION

CLK

CLK

CFG

CFG

DMI

DMI

PM

PM

GRAPHICS VID

GRAPHICS VID

MEHDA

MEHDA

NC

NC

MISC

MISC

CANTIGA ES_FCBGA1329~D

CANTIGA ES_FCBGA1329~D

12

+1.05V_VCCP

2

U2B

U2B

RSVD1
RSVD2
RSVD3
RSVD4
RSVD5
RSVD6
RSVD7
RSVD8

RSVD9
RSVD10
RSVD11
RSVD12
RSVD13
RSVD14

RSVD15
RSVD16
RSVD17

RSVD20

RSVD22
RSVD23
RSVD24
RSVD25

CFG_0

CFG_1

CFG_2

CFG_3

CFG_4

CFG_5

CFG_6

CFG_7

CFG_8

CFG_9
CFG_10
CFG_11
CFG_12
CFG_13
CFG_14
CFG_15
CFG_16
CFG_17
CFG_18
CFG_19
CFG_20

PM_SYNC#

PM_DPRSTP#
PM_EXT_TS#_0
PM_EXT_TS#_1

PWROK

RSTIN#

THERMTRIP#

DPRSLPVR

NC_1
NC_2
NC_3
NC_4
NC_5
NC_6
NC_7
NC_8

NC_9
NC_10
NC_11
NC_12
NC_13
NC_14
NC_15
NC_16
NC_17
NC_18
NC_19
NC_20
NC_21
NC_22
NC_23
NC_24
NC_25
NC_26

PLTRST1# <22,32,51>

TP_MCH_RSVD1

M36

TP_MCH_RSVD2

N36

TP_MCH_RSVD3

R33

TP_MCH_RSVD4

T33

TP_MCH_RSVD5

AH9

TP_MCH_RSVD6

AH10

TP_MCH_RSVD7

AH12

TP_MCH_RSVD8

AH13

TP_MCH_RSVD9

K12
AL34
AK34
AN35
AM35
T24

B31
B2
M1

AY21

BG23
BF23
BH18
BF18

T25
R25
P25
P20
P24
C25
N24
M24
E21
C23
C24
N21
P21
T21
R20
M20
L21
H21
P29
R28
T28

R29
B7
N33
P32
AT40
AT11
T20
R32

BG48
BF48
BD48
BC48
BH47
BG47
BE47
BH46
BF46
BG45
BH44
BH43
BH6
BH5
BG4
BH3
BF3
BH2
BG2
BE2
BG1
BF1
BD1
BC1
F1
A47

ME_JTAG_TCK
ME_JTAG_TDI
ME_JTAG_TDO
ME_JTAG_TMS
TP_RSV14

TP_MCH_RSVD15
TP_MCH_RSVD16
TP_MCH_RSVD17

TP_MCH_RSVD20

TP_MCH_RSVD22
TP_MCH_RSVD23
TP_MCH_RSVD24
TP_MCH_RSVD25

CFG5
CFG6
CFG7

CFG9

CFG16

CFG19
CFG20

PM_SYNC#
H_DPRSTP#

PM_EXTTS#
ICH_PWRGD
PLTRST1#_R
THERMTRIP_MCH#
DPRSLPVR

R804 100_0402_5%~D@R804 100_0402_5%~D@
R805 100_0402_5%~D@R805 100_0402_5%~D@
R806 100_0402_5%~D@R806 100_0402_5%~D@
R807 100_0402_5%~D@R807 100_0402_5%~D@
R1088 51K_0402_1%~D@ R1088 51K_0402_1%~D@

PM_EXTTS#

R85 10K_0402_5%~DR85 10K_0402_5%~D

SM_PWROK

R86 0_0402_5%~DR86 0_0402_5%~D

Use for DDR3 signls,
if support DDR2 need
connect to GND

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

Compal Electronics, Inc.

LA-4051P

LA-4051P

LA-4051P

1

T172PAD~DT172PAD~D
T173PAD~DT173PAD~D
T174PAD~DT174PAD~D
T175PAD~DT175PAD~D
T176PAD~DT176PAD~D
T177PAD~DT177PAD~D
T178PAD~DT178PAD~D
T179PAD~DT179PAD~D

1 2
1 2
1 2
1 2
1 2

Reserve 100ohm and Test

T6 PAD~DT6 PAD~D

point for ME JTAG debug

T7 PAD~DT7 PAD~D
T8 PAD~DT8 PAD~D

T9 PAD~DT9 PAD~D

T10 PAD~DT10 PAD~D
T11 PAD~DT11 PAD~D
T12 PAD~DT12 PAD~D
T182PAD~DT182PAD~D

CPU_MCH_BSEL0 <6,8>
CPU_MCH_BSEL1 <6,8>

CPU_MCH_BSEL2 <6,8>

T14 PAD~DT14 PAD~D
T15 PAD~DT15 PAD~D

CFG5 <12>
CFG6 <12>
CFG7 <12>

T16 PAD~DT16 PAD~D

CFG9 <12>

T17 PAD~DT17 PAD~D
T18 PAD~DT18 PAD~D
T19 PAD~DT19 PAD~D
T20 PAD~DT20 PAD~D
T21 PAD~DT21 PAD~D
T22 PAD~DT22 PAD~D

CFG16 <12>

T23 PAD~DT23 PAD~D
T24 PAD~DT24 PAD~D

CFG19 <12>

CFG20 <12>

PM_SYNC# <24>
H_DPRSTP# <8,23,47>

PM_EXTTS# <18>

ICH_PWRGD <24,41>

THERMTRIP_MCH# <18>

DPRSLPVR <24,47>

12

12

Cantiga(1 of 6)

Cantiga(1 of 6)

Cantiga(1 of 6)

1

+3.3V_RUN

10 63Thursday, June 05, 2008

10 63Thursday, June 05, 2008

10 63Thursday, June 05, 2008

T5 PAD~DT5 PAD~D
T123PAD~DT123PAD~D
T124PAD~DT124PAD~D
T125PAD~DT125PAD~D
T126PAD~DT126PAD~D

+1.05V_VCCP

of

of

of

1.0

1.0

1.0

5

D D

4

3

2

1

U2E

U2D

U2D

DDR_A_BS0<16>
DDR_A_BS1<16>
DDR_A_BS2<16>

DDR_A_RAS#<16>
DDR_A_CAS#<16>
DDR_A_WE#<16>

DDR_A_DM[0..7]<16>

C C

B B

DDR_A_DQS[0..7]<16>

DDR_A_DQS#[0..7]<16>

DDR_A_MA[0..14]<16>

DDR_A_BS0
DDR_A_BS1
DDR_A_BS2

DDR_A_RAS#
DDR_A_CAS#

DDR_A_DM0 DDR_A_D11
DDR_A_DM1
DDR_A_DM2
DDR_A_DM3
DDR_A_DM4
DDR_A_DM5
DDR_A_DM6
DDR_A_DM7

DDR_A_DQS0
DDR_A_DQS1
DDR_A_DQS2
DDR_A_DQS3
DDR_A_DQS4
DDR_A_DQS5
DDR_A_DQS6
DDR_A_DQS7
DDR_A_DQS#0
DDR_A_DQS#1
DDR_A_DQS#2
DDR_A_DQS#3
DDR_A_DQS#4
DDR_A_DQS#5
DDR_A_DQS#6
DDR_A_DQS#7

DDR_A_MA0
DDR_A_MA1
DDR_A_MA2
DDR_A_MA3
DDR_A_MA4
DDR_A_MA5
DDR_A_MA6
DDR_A_MA7
DDR_A_MA8
DDR_A_MA9
DDR_A_MA10
DDR_A_MA11
DDR_A_MA12
DDR_A_MA13
DDR_A_MA14

BD21
BG18
AT25

BB20
BD20
AY20

AM37
AT41
AY41
AU39
BB12

AJ44
AT44
BA43
BC37

AW12

AM7

AJ43
AT43
BA44
BD37
AY12

AM8
BA21

BC24
BG24
BH24
BG25
BA24
BD24
BG27
BF25

AW24

BC21
BG26
BH26
BH17
AY25

AY6
AT7
AJ5

BC8
AU8

BD8
AU9

SA_BS_0
SA_BS_1
SA_BS_2

SA_RAS#
SA_CAS#
SA_WE#

SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14

SA_DQ_0
SA_DQ_1
SA_DQ_2
SA_DQ_3
SA_DQ_4
SA_DQ_5
SA_DQ_6
SA_DQ_7
SA_DQ_8

SA_DQ_9
SA_DQ_10
SA_DQ_11
SA_DQ_12
SA_DQ_13
SA_DQ_14
SA_DQ_15
SA_DQ_16
SA_DQ_17
SA_DQ_18
SA_DQ_19
SA_DQ_20
SA_DQ_21
SA_DQ_22
SA_DQ_23
SA_DQ_24
SA_DQ_25
SA_DQ_26
SA_DQ_27
SA_DQ_28
SA_DQ_29
SA_DQ_30
SA_DQ_31
SA_DQ_32
SA_DQ_33
SA_DQ_34
SA_DQ_35
SA_DQ_36
SA_DQ_37
SA_DQ_38
SA_DQ_39
SA_DQ_40
SA_DQ_41
SA_DQ_42
SA_DQ_43
SA_DQ_44
SA_DQ_45
SA_DQ_46
SA_DQ_47
SA_DQ_48
SA_DQ_49
SA_DQ_50
SA_DQ_51

DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY A

SA_DQ_52
SA_DQ_53
SA_DQ_54
SA_DQ_55
SA_DQ_56
SA_DQ_57
SA_DQ_58
SA_DQ_59
SA_DQ_60
SA_DQ_61
SA_DQ_62
SA_DQ_63

CANTIGA ES_FCBGA1329~D

CANTIGA ES_FCBGA1329~D

AJ38
AJ41
AN38
AM38
AJ36
AJ40
AM44
AM42
AN43
AN44
AU40
AT38
AN41
AN39
AU44
AU42
AV39
AY44
BA40
BD43
AV41
AY43
BB41
BC40
AY37
BD38
AV37
AT36
AY38
BB38
AV36
AW36
BD13
AU11
BC11
BA12
AU13
AV13
BD12
BC12
BB9
BA9
AU10
AV9
BA11
BD9
AY8
BA6
AV5
AV7
AT9
AN8
AU5
AU6
AT5
AN10
AM11
AM5
AJ9
AJ8
AN12
AM13
AJ11
AJ12

DDR_A_D0
DDR_A_D1
DDR_A_D2
DDR_A_D3
DDR_A_D4
DDR_A_D5
DDR_A_D6DDR_A_WE#
DDR_A_D7
DDR_A_D8
DDR_A_D9
DDR_A_D10

DDR_A_D12
DDR_A_D13
DDR_A_D14
DDR_A_D15
DDR_A_D16
DDR_A_D17
DDR_A_D18
DDR_A_D19
DDR_A_D20
DDR_A_D21
DDR_A_D22
DDR_A_D23
DDR_A_D24
DDR_A_D25
DDR_A_D26
DDR_A_D27
DDR_A_D28
DDR_A_D29
DDR_A_D30
DDR_A_D31
DDR_A_D32
DDR_A_D33
DDR_A_D34
DDR_A_D35
DDR_A_D36
DDR_A_D37
DDR_A_D38
DDR_A_D39
DDR_A_D40
DDR_A_D41
DDR_A_D42
DDR_A_D43
DDR_A_D44
DDR_A_D45
DDR_A_D46
DDR_A_D47
DDR_A_D48
DDR_A_D49
DDR_A_D50
DDR_A_D51
DDR_A_D52
DDR_A_D53
DDR_A_D54
DDR_A_D55
DDR_A_D56
DDR_A_D57
DDR_A_D58
DDR_A_D59
DDR_A_D60
DDR_A_D61
DDR_A_D62
DDR_A_D63

DDR_B_BS0<17>
DDR_B_BS1<17>
DDR_B_BS2<17>

DDR_B_RAS#<17>
DDR_B_CAS#<17>
DDR_B_WE#<17>

DDR_B_DM[0..7]<17>

DDR_B_DQS[0..7]<17>

DDR_B_DQS#[0..7]<17>

DDR_B_MA[0..14]<17>

DDR_B_BS0
DDR_B_BS1
DDR_B_BS2

DDR_B_RAS#
DDR_B_CAS#
DDR_B_WE#

DDR_B_DM0
DDR_B_DM1
DDR_B_DM2
DDR_B_DM3
DDR_B_DM4
DDR_B_DM5
DDR_B_DM6
DDR_B_DM7

DDR_B_DQS0
DDR_B_DQS1
DDR_B_DQS2
DDR_B_DQS3
DDR_B_DQS4
DDR_B_DQS5
DDR_B_DQS6
DDR_B_DQS7
DDR_B_DQS#0
DDR_B_DQS#1
DDR_B_DQS#2
DDR_B_DQS#3
DDR_B_DQS#4
DDR_B_DQS#5
DDR_B_DQS#6
DDR_B_DQS#7

DDR_B_MA0
DDR_B_MA1
DDR_B_MA2
DDR_B_MA3
DDR_B_MA4
DDR_B_MA5
DDR_B_MA6
DDR_B_MA7
DDR_B_MA8
DDR_B_MA9
DDR_B_MA10
DDR_B_MA11
DDR_B_MA12
DDR_B_MA13
DDR_B_MA14

BC16
BB17
BB33

AU17
BG16
BF14

AM47

AY47
BD40
BF35
BG11

AL47
AV48
BG41
BG37

AL46
AV47
BH41
BH37

BG9

AV17
BA25
BC25
AU25

AW25

BB28
AU28

AW28

AT33
BD33
BB16

AW33

AY33
BH15
AU33

BA3
AP1
AK2

BH9
BB2
AU1
AN6

BC2
AT2
AN5

SB_BS_0
SB_BS_1
SB_BS_2

SB_RAS#
SB_CAS#
SB_WE#

SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7

SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14

DDR SYSTEM MEMORY B

DDR SYSTEM MEMORY B

CANTIGA ES_FCBGA1329~D

CANTIGA ES_FCBGA1329~D

SB_DQ_0
SB_DQ_1
SB_DQ_2
SB_DQ_3
SB_DQ_4
SB_DQ_5
SB_DQ_6
SB_DQ_7
SB_DQ_8

SB_DQ_9
SB_DQ_10
SB_DQ_11
SB_DQ_12
SB_DQ_13
SB_DQ_14
SB_DQ_15
SB_DQ_16
SB_DQ_17
SB_DQ_18
SB_DQ_19
SB_DQ_20
SB_DQ_21
SB_DQ_22
SB_DQ_23
SB_DQ_24
SB_DQ_25
SB_DQ_26
SB_DQ_27
SB_DQ_28
SB_DQ_29
SB_DQ_30
SB_DQ_31
SB_DQ_32
SB_DQ_33
SB_DQ_34
SB_DQ_35
SB_DQ_36
SB_DQ_37
SB_DQ_38
SB_DQ_39
SB_DQ_40
SB_DQ_41
SB_DQ_42
SB_DQ_43
SB_DQ_44
SB_DQ_45
SB_DQ_46
SB_DQ_47
SB_DQ_48
SB_DQ_49
SB_DQ_50
SB_DQ_51
SB_DQ_52
SB_DQ_53
SB_DQ_54
SB_DQ_55
SB_DQ_56
SB_DQ_57
SB_DQ_58
SB_DQ_59
SB_DQ_60
SB_DQ_61
SB_DQ_62
SB_DQ_63

U2E

AK47
AH46
AP47
AP46
AJ46
AJ48
AM48
AP48
AU47
AU46
BA48
AY48
AT47
AR47
BA47
BC47
BC46
BC44
BG43
BF43
BE45
BC41
BF40
BF41
BG38
BF38
BH35
BG35
BH40
BG39
BG34
BH34
BH14
BG12
BH11
BG8
BH12
BF11
BF8
BG7
BC5
BC6
AY3
AY1
BF6
BF5
BA1
BD3
AV2
AU3
AR3
AN2
AY2
AV1
AP3
AR1
AL1
AL2
AJ1
AH1
AM2
AM3
AH3
AJ3

DDR_B_D0
DDR_B_D1
DDR_B_D2
DDR_B_D3
DDR_B_D4
DDR_B_D5
DDR_B_D6
DDR_B_D7
DDR_B_D8
DDR_B_D9
DDR_B_D10
DDR_B_D11
DDR_B_D12
DDR_B_D13
DDR_B_D14
DDR_B_D15
DDR_B_D16
DDR_B_D17
DDR_B_D18
DDR_B_D19
DDR_B_D20
DDR_B_D21
DDR_B_D22
DDR_B_D23
DDR_B_D24
DDR_B_D25
DDR_B_D26
DDR_B_D27
DDR_B_D28
DDR_B_D29
DDR_B_D30
DDR_B_D31
DDR_B_D32
DDR_B_D33
DDR_B_D34
DDR_B_D35
DDR_B_D36
DDR_B_D37
DDR_B_D38
DDR_B_D39
DDR_B_D40
DDR_B_D41
DDR_B_D42
DDR_B_D43
DDR_B_D44
DDR_B_D45
DDR_B_D46
DDR_B_D47
DDR_B_D48
DDR_B_D49
DDR_B_D50
DDR_B_D51
DDR_B_D52
DDR_B_D53
DDR_B_D54
DDR_B_D55
DDR_B_D56
DDR_B_D57
DDR_B_D58
DDR_B_D59
DDR_B_D60
DDR_B_D61
DDR_B_D62
DDR_B_D63

DDR_B_D[0..63] <17>DDR_A_D[0..63] <16>

A A

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Compal Electronics, Inc.

Cantiga(2 of 6)

Cantiga(2 of 6)

Cantiga(2 of 6)

LA-4051P

LA-4051P

LA-4051P

1.0

1.0

11 63Thursday, June 05, 2008

11 63Thursday, June 05, 2008

11 63Thursday, June 05, 2008

1

1.0

of

of

of

http://hobi-elektronika.net

5

Title

Title

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

4

3

2

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

5

4

3

2

1

+VCC_PEG

12

R105

U2C

U2C

L32

L_BKLT_CTRL

G32

L_BKLT_EN

M32

D D

C C

B B

L_CTRL_CLK

M33

L_CTRL_DATA

K33

L_DDC_CLK

J33

L_DDC_DATA

M29

L_VDD_EN

C44

LVDS_IBG

B43

LVDS_VBG

E37

LVDS_VREFH

E38

LVDS_VREFL

C41

LVDSA_CLK#

C40

LVDSA_CLK

B37

LVDSB_CLK#

A37

LVDSB_CLK

H47

LVDSA_DATA#_0

E46

LVDSA_DATA#_1

G40

LVDSA_DATA#_2

A40

LVDSA_DATA#_3

H48

LVDSA_DATA_0

D45

LVDSA_DATA_1

F40

LVDSA_DATA_2

B40

LVDSA_DATA_3

A41

LVDSB_DATA#_0

H38

LVDSB_DATA#_1

G37

LVDSB_DATA#_2

J37

LVDSB_DATA#_3

B42

LVDSB_DATA_0

G38

LVDSB_DATA_1

F37

LVDSB_DATA_2

K37

LVDSB_DATA_3

F25

TVA_DAC

H25

TVB_DAC

K25

TVC_DAC

H24

TV_RTN

C31

TV_DCONSEL_0

E32

TV_DCONSEL_1

E28

CRT_BLUE

G28

CRT_GREEN

J28

CRT_RED

G29

CRT_IRTN

H32

CRT_DDC_CLK

J32

CRT_DDC_DATA

J29

CRT_HSYNC

E29

CRT_TVO_IREF

L29

CRT_VSYNC

CANTIGA ES_FCBGA1329~D

CANTIGA ES_FCBGA1329~D

LVDS

LVDS

TV

TV

VGA

VGA

PEG_COMPI

PEG_COMPO

PEG_RX#_0
PEG_RX#_1
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
PEG_RX#_6
PEG_RX#_7
PEG_RX#_8

PEG_RX#_9
PEG_RX#_10
PEG_RX#_11
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15

PEG_RX_0
PEG_RX_1
PEG_RX_2
PEG_RX_3
PEG_RX_4
PEG_RX_5
PEG_RX_6
PEG_RX_7
PEG_RX_8

PEG_RX_9
PEG_RX_10
PEG_RX_11
PEG_RX_12
PEG_RX_13
PEG_RX_14
PEG_RX_15

PEG_TX#_0
PEG_TX#_1
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9

PEG_TX#_10
PEG_TX#_11
PEG_TX#_12

PCI-EXPRESS GRAPHICS

PCI-EXPRESS GRAPHICS

PEG_TX#_13
PEG_TX#_14
PEG_TX#_15

PEG_TX_0

PEG_TX_1

PEG_TX_2

PEG_TX_3

PEG_TX_4

PEG_TX_5

PEG_TX_6

PEG_TX_7

PEG_TX_8

PEG_TX_9
PEG_TX_10
PEG_TX_11
PEG_TX_12
PEG_TX_13
PEG_TX_14
PEG_TX_15

PEGCOMP

T37
T36

PEG_MRX_GTX_N0

H44

PEG_MRX_GTX_N1

J46

PEG_MRX_GTX_N2

L44

PEG_MRX_GTX_N3

L40

PEG_MRX_GTX_N4

N41

PEG_MRX_GTX_N5

P48

PEG_MRX_GTX_N6

N44

PEG_MRX_GTX_N7

T43

PEG_MRX_GTX_N8

U43

PEG_MRX_GTX_N9

Y43

PEG_MRX_GTX_N10

Y48

PEG_MRX_GTX_N11

Y36

PEG_MRX_GTX_N12

AA43

PEG_MRX_GTX_N13

AD37

PEG_MRX_GTX_N14

AC47

PEG_MRX_GTX_N15

AD39

PEG_MRX_GTX_P0

H43

PEG_MRX_GTX_P1

J44

PEG_MRX_GTX_P2

L43

PEG_MRX_GTX_P3

L41

PEG_MRX_GTX_P4

N40

PEG_MRX_GTX_P5

P47

PEG_MRX_GTX_P6

N43

PEG_MRX_GTX_P7

T42

PEG_MRX_GTX_P8

U42

PEG_MRX_GTX_P9

Y42

PEG_MRX_GTX_P10

W47

PEG_MRX_GTX_P11

Y37

PEG_MRX_GTX_P12

AA42

PEG_MRX_GTX_P13

AD36

PEG_MRX_GTX_P14

AC48

PEG_MRX_GTX_P15

AD40

PEG_MTX_GRX_C_N0

J41

PEG_MTX_GRX_C_N1

M46

PEG_MTX_GRX_C_N2

M47

PEG_MTX_GRX_C_N3

M40

PEG_MTX_GRX_C_N4

M42

PEG_MTX_GRX_C_N5

R48

PEG_MTX_GRX_C_N6

N38

PEG_MTX_GRX_C_N7

T40

PEG_MTX_GRX_C_N8

U37

PEG_MTX_GRX_C_N9

U40

PEG_MTX_GRX_C_N10

Y40

PEG_MTX_GRX_C_N11

AA46

PEG_MTX_GRX_C_N12

AA37

PEG_MTX_GRX_C_N13

AA40

PEG_MTX_GRX_C_N14

AD43

PEG_MTX_GRX_C_N15

AC46

PEG_MTX_GRX_C_P0

J42

PEG_MTX_GRX_C_P1

L46

PEG_MTX_GRX_C_P2

M48

PEG_MTX_GRX_C_P3

M39

PEG_MTX_GRX_C_P4

M43

PEG_MTX_GRX_C_P5

R47

PEG_MTX_GRX_C_P6

N37

PEG_MTX_GRX_C_P7

T39

PEG_MTX_GRX_C_P8

U36

PEG_MTX_GRX_C_P9

U39

PEG_MTX_GRX_C_P10

Y39

PEG_MTX_GRX_C_P11

Y46

PEG_MTX_GRX_C_P12

AA36

PEG_MTX_GRX_C_P13

AA39

PEG_MTX_GRX_C_P14

AD42

PEG_MTX_GRX_C_P15

AD46

R105

49.9_0402_1%~D

49.9_0402_1%~D

PEG_MTX_GRX_P[0..15]
PEG_MTX_GRX_N[0..15]

PEG_MRX_GTX_N[0..15] <51>

PEG_MRX_GTX_P[0..15] <51>

PEG_MTX_GRX_P[0..15] <51>
PEG_MTX_GRX_N[0..15] <51>

PEG_MTX_GRX_C_P0
PEG_MTX_GRX_C_N0 PEG_MTX_GRX_N0

PEG_MTX_GRX_C_P1
PEG_MTX_GRX_C_N1

PEG_MTX_GRX_C_P2
PEG_MTX_GRX_C_N2

PEG_MTX_GRX_C_P3
PEG_MTX_GRX_C_N3

PEG_MTX_GRX_C_P4
PEG_MTX_GRX_C_N4

PEG_MTX_GRX_C_P5
PEG_MTX_GRX_C_N5

PEG_MTX_GRX_C_P6
PEG_MTX_GRX_C_N6

PEG_MTX_GRX_C_P7
PEG_MTX_GRX_C_N7

PEG_MTX_GRX_C_P8
PEG_MTX_GRX_C_N8

PEG_MTX_GRX_C_P9
PEG_MTX_GRX_C_N9

PEG_MTX_GRX_C_P10
PEG_MTX_GRX_C_N10

PEG_MTX_GRX_C_P11
PEG_MTX_GRX_C_N11

PEG_MTX_GRX_C_P12
PEG_MTX_GRX_C_N12

PEG_MTX_GRX_C_P13
PEG_MTX_GRX_C_N13

PEG_MTX_GRX_C_P14
PEG_MTX_GRX_C_N14

PEG_MTX_GRX_C_P15
PEG_MTX_GRX_C_N15

CFG5 DMI X2 Select

iTPM Host

CFG6

Interface
Management

CFG7

Engine Crypto
Strap

PCI Express

CFG9

Graphic Lane

FSB Dynamic

CFG16

ODT

CFG19

DMI Lane
Reversal

Digital Display

CFG20

Port
Concurrent
Operation

SDVO_CRTL_DATA Low=No SDVO Device Present

DDPC_CTRLDATA

C77 0.1U_0402_10V7K~DC77 0.1U_0402_10V7K~D

12

C78 0.1U_0402_10V7K~DC78 0.1U_0402_10V7K~D

C79 0.1U_0402_10V7K~DC79 0.1U_0402_10V7K~D

12

C81 0.1U_0402_10V7K~DC81 0.1U_0402_10V7K~D

12

C83 0.1U_0402_10V7K~DC83 0.1U_0402_10V7K~D

12

C85 0.1U_0402_10V7K~DC85 0.1U_0402_10V7K~D

12

C87 0.1U_0402_10V7K~DC87 0.1U_0402_10V7K~D

12

C89 0.1U_0402_10V7K~DC89 0.1U_0402_10V7K~D

12

C91 0.1U_0402_10V7K~DC91 0.1U_0402_10V7K~D

12

C93 0.1U_0402_10V7K~DC93 0.1U_0402_10V7K~D

1 2

C95 0.1U_0402_10V7K~DC95 0.1U_0402_10V7K~D

1 2

C97 0.1U_0402_10V7K~DC97 0.1U_0402_10V7K~D

1 2

C99 0.1U_0402_10V7K~DC99 0.1U_0402_10V7K~D

1 2

C101 0.1U_0402_10V7K~DC101 0.1U_0402_10V7K~D

1 2

C103 0.1U_0402_10V7K~DC103 0.1U_0402_10V7K~D

1 2

C105 0.1U_0402_10V7K~DC105 0.1U_0402_10V7K~D

1 2

C107 0.1U_0402_10V7K~DC107 0.1U_0402_10V7K~D

1 2

12

C80 0.1U_0402_10V7K~DC80 0.1U_0402_10V7K~D

12

C82 0.1U_0402_10V7K~DC82 0.1U_0402_10V7K~D

12

C84 0.1U_0402_10V7K~DC84 0.1U_0402_10V7K~D

12

C86 0.1U_0402_10V7K~DC86 0.1U_0402_10V7K~D

12

C88 0.1U_0402_10V7K~DC88 0.1U_0402_10V7K~D

12

C90 0.1U_0402_10V7K~DC90 0.1U_0402_10V7K~D

12

C92 0.1U_0402_10V7K~DC92 0.1U_0402_10V7K~D

12

C94 0.1U_0402_10V7K~DC94 0.1U_0402_10V7K~D

1 2

C96 0.1U_0402_10V7K~DC96 0.1U_0402_10V7K~D

1 2

C98 0.1U_0402_10V7K~DC98 0.1U_0402_10V7K~D

1 2

C100 0.1U_0402_10V7K~DC100 0.1U_0402_10V7K~D

1 2

C102 0.1U_0402_10V7K~DC102 0.1U_0402_10V7K~D

1 2

C104 0.1U_0402_10V7K~DC104 0.1U_0402_10V7K~D

1 2

C106 0.1U_0402_10V7K~DC106 0.1U_0402_10V7K~D

1 2

C108 0.1U_0402_10V7K~DC108 0.1U_0402_10V7K~D

1 2

Strap Pin Table

Low = DMI x 2
High = DMI x 4 (Default)
Low = iTPM enable
High = iTPM disable(Defult)
Low = TLS cipher suite with no confidentiality
High = TLS cipher suite with

confidentiality(Default)
Low = Reverse Lane

High = Normal Operation(Default)

Low=Dynamic ODT Disable
High=Dynamic ODT Enable(default)
Low=Normal (default)
High=Lane Reversed
Low=Only digital display port (SDVO/DP/iHDMI) or

PCIe is operational (default)
High = Digital display port (SDVO/DP/iHDMI) and
PCIe are operating simultaneously via the PEG
port

(default)
High=SDVO Device Present

Low=DisplayPort disabled (default)
High=DisplayPort device present

PEG_MTX_GRX_P0

PEG_MTX_GRX_P1
PEG_MTX_GRX_N1

PEG_MTX_GRX_P2
PEG_MTX_GRX_N2

PEG_MTX_GRX_P3
PEG_MTX_GRX_N3

PEG_MTX_GRX_P4
PEG_MTX_GRX_N4

PEG_MTX_GRX_P5
PEG_MTX_GRX_N5

PEG_MTX_GRX_P6
PEG_MTX_GRX_N6

PEG_MTX_GRX_P7
PEG_MTX_GRX_N7

PEG_MTX_GRX_P8
PEG_MTX_GRX_N8

PEG_MTX_GRX_P9
PEG_MTX_GRX_N9

PEG_MTX_GRX_P10
PEG_MTX_GRX_N10

PEG_MTX_GRX_P11
PEG_MTX_GRX_N11

PEG_MTX_GRX_P12
PEG_MTX_GRX_N12

PEG_MTX_GRX_P13
PEG_MTX_GRX_N13

PEG_MTX_GRX_P14
PEG_MTX_GRX_N14

PEG_MTX_GRX_P15
PEG_MTX_GRX_N15

DDPC_CTRLDATA<10>

R106 2.21K_0402_1%~D@R106 2.21K_0402_1%~D@
R107 2.21K_0402_1%~D@R107 2.21K_0402_1%~D@
R108 2.21K_0402_1%~D@R108 2.21K_0402_1%~D@
R109 2.21K_0402_1%~D@R109 2.21K_0402_1%~D@
R110 2.21K_0402_1%~D@R110 2.21K_0402_1%~D@

1 2
1 2
1 2
1 2
1 2

CFG5<10>
CFG6<10>
CFG7<10>
CFG9<10>
CFG16<10>

CFG[5:16] have internal pullup

R111 4.02K_0402_1%~D@R111 4.02K_0402_1%~D@
R112 4.02K_0402_1%~D@R112 4.02K_0402_1%~D@
R113 4.02K_0402_1%~D@R113 4.02K_0402_1%~D@

1 2
1 2
1 2

CFG19<10>
CFG20<10>

CFG[19:20] have internal pulldown

+3.3V_RUN

A A

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Compal Electronics, Inc.

Cantiga(3 of 6)

Cantiga(3 of 6)

Cantiga(3 of 6)

LA-4051P

LA-4051P

LA-4051P

1.0

1.0

12 63Thursday, June 05, 2008

12 63Thursday, June 05, 2008

12 63Thursday, June 05, 2008

1

1.0

of

of

of

http://hobi-elektronika.net

5

Title

Title

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

4

3

2

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

5

220U_D2_4VY_R15M~D

220U_D2_4VY_R15M~D

C109

C109

1

2

R1065

R1065

C136

C136

+VCC_PEG

C142

C142

1

2

4.7U_0603_6.3V6M~D

4.7U_0603_6.3V6M~D

C115

C115

+VCC_AXF

12

1

2

+VCC_DMI

0.47U_0402_10V4Z~D

0.47U_0402_10V4Z~D
C143

C143

+1.05V_VCCP

0.47U_0402_10V4Z~D

0.47U_0402_10V4Z~D

1

C110

C110

2

2.2U_0603_10V7K~D

2.2U_0603_10V7K~D

1

C116

C116

2

10U_0805_4VAM~D

10U_0805_4VAM~D

@C125

@

C125

+1.8V_SM_CK

+3.3V_RUN_HV

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C137

C137

2

GMCH_VTTLF1
GMCH_VTTLF2
GMCH_VTTLF3

0.47U_0402_10V4Z~D

0.47U_0402_10V4Z~D

1

2

1

2

C144

C144

1U_0603_10V4Z~D

1U_0603_10V4Z~D

C126

C126

BF21
BH20
BG20
BF20

AH48
AF48
AH47
AG47

AB2

U13
T13
U12
T12
U11
T11
U10
T10

U9

T9

U8

T8

U7

T7

U6

T6

U5

T5
V3

U3

V2

U2

T2
V1

U1

B22
B21
A21

K47
C35

B35
A35

V48
U48
V47
U47
U46

A8
L1

VTT_1
VTT_2
VTT_3
VTT_4
VTT_5
VTT_6
VTT_7
VTT_8
VTT_9
VTT_10
VTT_11
VTT_12
VTT_13
VTT_14
VTT_15
VTT_16
VTT_17
VTT_18
VTT_19
VTT_20
VTT_21
VTT_22
VTT_23
VTT_24
VTT_25

POWER

POWER

VCC_AXF_1
VCC_AXF_2
VCC_AXF_3

VCC_SM_CK_1
VCC_SM_CK_2
VCC_SM_CK_3
VCC_SM_CK_4

VCC_TX_LVDS
VCC_HV_1

VCC_HV_2
VCC_HV_3

VCC_PEG_1
VCC_PEG_2
VCC_PEG_3
VCC_PEG_4
VCC_PEG_5

VCC_DMI_1
VCC_DMI_2
VCC_DMI_3
VCC_DMI_4

VTTLF1
VTTLF2
VTTLF3

VTT

VTT

VTTLF

VTTLF

AXF

AXF

SM CK

SM CK

HV

HV

PEG

PEG

DMI

DMI

VCCA_CRT_DAC_1
VCCA_CRT_DAC_2

VCCA_DAC_BG
VSSA_DAC_BG

CRTPLLA PEGA SM

CRTPLLA PEGA SM

VCCA_DPLLA
VCCA_DPLLB

VCCA_HPLL
VCCA_MPLL

VCCA_LVDS
VSSA_LVDS

VCCA_PEG_BG

A LVDS

A LVDS

VCCA_PEG_PLL

VCCA_SM_1
VCCA_SM_2
VCCA_SM_3
VCCA_SM_4
VCCA_SM_5
VCCA_SM_6
VCCA_SM_7
VCCA_SM_8
VCCA_SM_9

VCCA_SM_CK_1
VCCA_SM_CK_2
VCCA_SM_CK_3
VCCA_SM_CK_4

VCCA_SM_CK_5
VCCA_SM_CK_NCTF_1
VCCA_SM_CK_NCTF_2
VCCA_SM_CK_NCTF_3
VCCA_SM_CK_NCTF_4
VCCA_SM_CK_NCTF_5

A CK

A CK

VCCA_SM_CK_NCTF_6
VCCA_SM_CK_NCTF_7
VCCA_SM_CK_NCTF_8

VCCA_TV_DAC_1
VCCA_TV_DAC_2

TV

TV

VCC_HDA

HDA

HDA

VCCD_TVDAC

VCCD_QDAC

VCCD_HPLL

VCCD_PEG_PLL

D TV/CRT

D TV/CRT

VCCD_LVDS_1
VCCD_LVDS_2

LVDS

LVDS

CANTIGA ES_FCBGA1329~D

CANTIGA ES_FCBGA1329~D

CRB 270uF

1

+

+

2

D D

4.7U_0603_6.3V6M~D

4.7U_0603_6.3V6M~D

1

C114

C114

2

C C

+1.05V_M

R118

R118
0_1210_5%~D

0_1210_5%~D

+3.3V_RUN

1 2

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D
0_0603_5%~D

0_0603_5%~D

1

B B

2

0.47U_0402_10V4Z~D

0.47U_0402_10V4Z~D

1

2

U2H

U2H

B27
A26

A25
B25

F47
L48
AD1
AE1

J48
J47

AD48

AA48

AR20
AP20
AN20
AR17
AP17
AN17
AT16
AR16
AP16

AP28
AN28
AP25
AN25
AN24
AM28
AM26
AM25
AL25
AM24
AL24
AM23
AL23

B24
A24

A32

M25
L28
AF1
AA47

M38
L37

4

+1.05V_M_HPLL
+1.05V_M_MPLL

+VCCA_PEG_BG

+1.05V_M_PEGPLL

+1.05V_M_SM_CK

1

2

+1.05V_M_A_SM

1U_0603_10V4Z~D

1U_0603_10V4Z~D

1

C121

C121

2

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C127

C127

2

+1.5V_RUN

1 2

R778 0_0402_5%~DR778 0_0402_5%~D

1 2

R779 0_0402_5%~D@R779 0_0402_5%~D@

C117

C117

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

4.7U_0603_6.3V6M~D

4.7U_0603_6.3V6M~D

1

C122

C122

2

22U_0805_6.3V6M~D

22U_0805_6.3V6M~D

1

C128

C128

2

1

C998

C998

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

2

R116

R116

1 2

22U_0805_6.3V6M~D

22U_0805_6.3V6M~D

0_0805_5%~D

0_0805_5%~D

1

C123

C123

2

1 2

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D
R119 0_1210_5%~DR119 0_1210_5%~D

@C129

@

1

C129

2

12mil

+1.05V_M_PEGPLL

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C141

C141

2

+1.05V_M

1

2

+1.05V_M

100U_D2E_6.3VM_R15M~D

100U_D2E_6.3VM_R15M~D

1

+

+

C120

C120

2

+1.05V_M

+1.5V_RUN_QDAC

2

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C140

C140

3

+1.5V_RUN
+3.3V_RUN

BLM18PG181SN1_0603~D

BLM18PG181SN1_0603~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.01U_0402_25V7K~D

0.01U_0402_25V7K~D

1

C138

C138

2

C139

C139

+1.5V_RUN

L49

L49

12

220U_D2_4VY_R15M~D

220U_D2_4VY_R15M~D

+VCC_PEG

220U_D2_4VY_R15M~D

220U_D2_4VY_R15M~D

1

+

+

C111

C111

2

+1.05V_M

C118

C118

10U_0805_4VAM~D

10U_0805_4VAM~D

+1.05V_M_HPLL

+VCC_DMI

1

+

C145

@+C145

@

2

4.7U_0603_6.3V6M~D

4.7U_0603_6.3V6M~D

22U_0805_6.3V6M~D

22U_0805_6.3V6M~D

1

1

C112

C112

C113

C113

2

2

L3

L3

BLM21PG221SN1D_0805~D

BLM21PG221SN1D_0805~D

1 2

12

R117

1_0402_5%~D

R117

1_0402_5%~D

L4

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C130

C130

2

@L6

@

LBC2518T91NM_1210~D

LBC2518T91NM_1210~D

L4

BLM18AG121SN1D_0603~D

BLM18AG121SN1D_0603~D

4.7U_0603_6.3V6M~D

4.7U_0603_6.3V6M~D

1

C131

C131

2

12

PJP22

PJP22
PAD-OPEN1x1m

PAD-OPEN1x1m

12

L6

2

1 2

R114

R114
0_1210_5%~D

0_1210_5%~D

1 2

R115

@R115

@

0_1210_5%~D

0_1210_5%~D

+1.05V_M_PEGPLL

+1.05V_M +1.05V_M

12

+VCC_PEG

+1.05V_M

+1.05V_M

+1.05V_VCCP

Follow ERB,CRB option
to select +1.05V_M or
+1.05V_VCCP

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C119

C119

2

+1.05V_M_MPLL

0.1U_0402_16V4Z~D

139.2mA Max.24mA Max.

0.1U_0402_16V4Z~D

1

C132

C132

1 2

2

1

2

L5

L5
LQH32CNR15M33L_1210~D

LQH32CNR15M33L_1210~D
R120

R120
0_0603_5%~D

0_0603_5%~D

C133

C133
22U_0805_6.3VAM~D

22U_0805_6.3VAM~D

1

12

+1.8V_MEM +1.8V_SM_CK

A A

L7

L7
LQM21FN1R0N00 _0805~D

LQM21FN1R0N00 _0805~D

Rdc=0.1~0.2,rated
current=220mA(MAX)

http://hobi-elektronika.net

12

C147

C147

10U_0805_4VAM~D

10U_0805_4VAM~D

12

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1_0603_5%~D

1_0603_5%~D

12

R121

R121

1

C146

C146

2

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

5

4

3

2

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

Compal Electronics, Inc.

Cantiga(4 of 6)

Cantiga(4 of 6)

Cantiga(4 of 6)

LA-4051P

LA-4051P

LA-4051P

13 63Thursday, June 05, 2008

13 63Thursday, June 05, 2008

13 63Thursday, June 05, 2008

of

of

1

of

1.0

1.0

1.0

5

+1.05V_M

D D

CRB 270uF

0.22U_0402_10V4Z~D

220U_D2_4VY_R15M~D

220U_D2_4VY_R15M~D

1

C152

C152

+

+

2

Layout Note:
Place close to GMCH

C C

Layout Note:
Inside GMCH cavity.

B B

A A

0.22U_0402_10V4Z~D

22U_0805_6.3VAM~D

22U_0805_6.3VAM~D

C153

C153

1

1

2

1

2

0.22U_0402_10V4Z~D

0.22U_0402_10V4Z~D

C155

C155

C154

C154

2

0.1U_0402_10V7K~D

0.1U_0402_10V7K~D

C156

C156

1

2

1 2

R123

R123
0_0402_5%~D

0_0402_5%~D

U2F

U2F

AG34

VCC_1

AC34

VCC_2

AB34

VCC_3

AA34

VCC_4

Y34

VCC_5

V34

VCC_6

U34

VCC_7

AM33

VCC_8

AK33

VCC_9

AJ33

VCC_10

AG33

VCC_11

AF33

VCC_12

AE33

VCC_13

AC33

VCC_14

AA33

VCC_15

Y33

VCC_16

W33

VCC_17

V33

VCC_18

U33

VCC_19

AH28

VCC_20

AF28

VCC_21

AC28

VCC_22

AA28

VCC_23

AJ26

VCC_24

AG26

VCC_25

AE26

VCC_26

AC26

VCC_27

AH25

VCC_28

AG25

VCC_29

AF25

VCC_30

AG24

VCC_31

AJ23

VCC_32

AH23

VCC_33

AF23

VCC_34

T32

VCC_35

CANTIGA ES_FCBGA1329~D

CANTIGA ES_FCBGA1329~D

VCC CORE

VCC CORE

4

VCC_NCTF_1
VCC_NCTF_2
VCC_NCTF_3
VCC_NCTF_4
VCC_NCTF_5
VCC_NCTF_6

POWER

POWER

VCC_NCTF_7
VCC_NCTF_8

VCC_NCTF_9
VCC_NCTF_10
VCC_NCTF_11
VCC_NCTF_12
VCC_NCTF_13
VCC_NCTF_14
VCC_NCTF_15
VCC_NCTF_16
VCC_NCTF_17
VCC_NCTF_18
VCC_NCTF_19
VCC_NCTF_20
VCC_NCTF_21
VCC_NCTF_22
VCC_NCTF_23
VCC_NCTF_24
VCC_NCTF_25
VCC_NCTF_26
VCC_NCTF_27
VCC_NCTF_28
VCC_NCTF_29
VCC_NCTF_30
VCC_NCTF_31

VCC NCTF

VCC NCTF

VCC_NCTF_32
VCC_NCTF_33
VCC_NCTF_34
VCC_NCTF_35
VCC_NCTF_36
VCC_NCTF_37
VCC_NCTF_38
VCC_NCTF_39
VCC_NCTF_40
VCC_NCTF_41
VCC_NCTF_42
VCC_NCTF_43
VCC_NCTF_44

AM32
AL32
AK32
AJ32
AH32
AG32
AE32
AC32
AA32
Y32
W32
U32
AM30
AL30
AK30
AH30
AG30
AF30
AE30
AC30
AB30
AA30
Y30
W30
V30
U30
AL29
AK29
AJ29
AH29
AG29
AE29
AC29
AA29
Y29
W29
V29
AL28
AK28
AL26
AK26
AK25
AK24
AK23

+1.05V_M

+1.8V_MEM

0.1U_0402_10V7K~D

0.1U_0402_10V7K~D

2

C149

C149

1

Layout Note:
Place close to GMCH

3

330U_D2_2.5VY_R15M

330U_D2_2.5VY_R15M

1

C148

C148

+

+

2

Layout Note:
Place on the edge

T37PAD~D T37PAD~D
T38PAD~D T38PAD~D

1

2

22U_0805_6.3V6M~D

22U_0805_6.3V6M~D

C150

C150

22U_0805_6.3V6M~D

22U_0805_6.3V6M~D

1

C151

C151

2

VCC_AXG_SENSE
VSS_AXG_SENSE

AP33
AN33
BH32
BG32

BF32
BD32
BC32
BB32
BA32
AY32

AW32

AV32
AU32
AT32
AR32
AP32
AN32
BH31
BG31

BF31
BG30
BH29
BG29

BF29
BD29
BC29
BB29
BA29
AY29

AW29

AV29
AU29
AT29
AR29
AP29

BA36
BB24
BD16
BB21

AW16
AW13

AT13

AE25
AB25
AA25
AE24
AC24
AA24

AE23
AC23
AB23
AA23

AJ21
AG21
AE21
AC21
AA21

AH20

AF20
AE20
AC20
AB20
AA20

AM15

AL15
AE15

AJ15
AH15
AG15

AF15
AB15
AA15

AN14
AM14

AJ14
AH14

Y26

Y24

Y21

T17
T16

Y15
V15
U15

U14
T14

U2G

U2G

VCC_SM_1
VCC_SM_2
VCC_SM_3
VCC_SM_4
VCC_SM_5
VCC_SM_6
VCC_SM_7
VCC_SM_8
VCC_SM_9
VCC_SM_10
VCC_SM_11
VCC_SM_12
VCC_SM_13
VCC_SM_14
VCC_SM_15
VCC_SM_16
VCC_SM_17
VCC_SM_18
VCC_SM_19
VCC_SM_20
VCC_SM_21
VCC_SM_22
VCC_SM_23
VCC_SM_24
VCC_SM_25
VCC_SM_26
VCC_SM_27
VCC_SM_28
VCC_SM_29
VCC_SM_30
VCC_SM_31
VCC_SM_32
VCC_SM_33
VCC_SM_34
VCC_SM_35

VCC_SM_36/NC
VCC_SM_37/NC
VCC_SM_38/NC
VCC_SM_39/NC
VCC_SM_40/NC
VCC_SM_41/NC
VCC_SM_42/NC

VCC_AXG_1
VCC_AXG_2
VCC_AXG_3
VCC_AXG_4
VCC_AXG_5
VCC_AXG_6
VCC_AXG_7
VCC_AXG_8
VCC_AXG_9
VCC_AXG_10
VCC_AXG_11
VCC_AXG_12
VCC_AXG_13
VCC_AXG_14
VCC_AXG_15
VCC_AXG_16
VCC_AXG_17
VCC_AXG_18
VCC_AXG_19
VCC_AXG_20
VCC_AXG_21
VCC_AXG_22
VCC_AXG_23
VCC_AXG_24
VCC_AXG_25
VCC_AXG_26
VCC_AXG_27
VCC_AXG_28
VCC_AXG_29
VCC_AXG_30
VCC_AXG_31
VCC_AXG_32
VCC_AXG_33
VCC_AXG_34
VCC_AXG_35
VCC_AXG_36
VCC_AXG_37
VCC_AXG_38
VCC_AXG_39
VCC_AXG_40
VCC_AXG_41
VCC_AXG_42

VCC_AXG_SENSE
VSS_AXG_SENSE

2

POWER

POWER

VCC SMVCC GFX

VCC SMVCC GFX

VCC GFX NCTF

VCC GFX NCTF

VCC_AXG_NCTF_1
VCC_AXG_NCTF_2
VCC_AXG_NCTF_3
VCC_AXG_NCTF_4
VCC_AXG_NCTF_5
VCC_AXG_NCTF_6
VCC_AXG_NCTF_7
VCC_AXG_NCTF_8

VCC_AXG_NCTF_9
VCC_AXG_NCTF_10
VCC_AXG_NCTF_11
VCC_AXG_NCTF_12
VCC_AXG_NCTF_13
VCC_AXG_NCTF_14
VCC_AXG_NCTF_15
VCC_AXG_NCTF_16
VCC_AXG_NCTF_17
VCC_AXG_NCTF_18
VCC_AXG_NCTF_19
VCC_AXG_NCTF_20
VCC_AXG_NCTF_21
VCC_AXG_NCTF_22
VCC_AXG_NCTF_23
VCC_AXG_NCTF_24
VCC_AXG_NCTF_25
VCC_AXG_NCTF_26
VCC_AXG_NCTF_27
VCC_AXG_NCTF_28
VCC_AXG_NCTF_29
VCC_AXG_NCTF_30
VCC_AXG_NCTF_31
VCC_AXG_NCTF_32
VCC_AXG_NCTF_33
VCC_AXG_NCTF_34
VCC_AXG_NCTF_35
VCC_AXG_NCTF_36
VCC_AXG_NCTF_37
VCC_AXG_NCTF_38
VCC_AXG_NCTF_39
VCC_AXG_NCTF_40
VCC_AXG_NCTF_41
VCC_AXG_NCTF_42
VCC_AXG_NCTF_43
VCC_AXG_NCTF_44
VCC_AXG_NCTF_45
VCC_AXG_NCTF_46
VCC_AXG_NCTF_47
VCC_AXG_NCTF_48
VCC_AXG_NCTF_49
VCC_AXG_NCTF_50
VCC_AXG_NCTF_51
VCC_AXG_NCTF_52
VCC_AXG_NCTF_53
VCC_AXG_NCTF_54
VCC_AXG_NCTF_55
VCC_AXG_NCTF_56
VCC_AXG_NCTF_57
VCC_AXG_NCTF_58
VCC_AXG_NCTF_59
VCC_AXG_NCTF_60

VCC_SM_LF1
VCC_SM_LF2
VCC_SM_LF3
VCC_SM_LF4
VCC_SM_LF5
VCC_SM_LF6
VCC_SM_LF7

VCC SM LF

VCC SM LF

W28
V28
W26
V26
W25
V25
W24
V24
W23
V23
AM21
AL21
AK21
W21
V21
U21
AM20
AK20
W20
U20
AM19
AL19
AK19
AJ19
AH19
AG19
AF19
AE19
AB19
AA19
Y19
W19
V19
U19
AM17
AK17
AH17
AG17
AF17
AE17
AC17
AB17
Y17
W17
V17
AM16
AL16
AK16
AJ16
AH16
AG16
AF16
AE16
AC16
AB16
AA16
Y16
W16
V16
U16

AV44
BA37
AM40
AV21
AY5
AM10
BB13

VCCSM_LF1
VCCSM_LF2
VCCSM_LF3
VCCSM_LF4
VCCSM_LF5
VCCSM_LF6
VCCSM_LF7

1

1U_0402_6.3V4Z~D

0.1U_0402_10V7K~D

0.1U_0402_10V7K~D

C157

C157

1

2

0.22U_0402_10V4Z~D

0.22U_0402_10V4Z~D

0.1U_0402_10V7K~D

0.1U_0402_10V7K~D

C159

C159

C158

C158

1

1

2

2

0.47U_0402_10V4Z~D

0.47U_0402_10V4Z~D

0.22U_0402_10V4Z~D

0.22U_0402_10V4Z~D

C161

C161

C160

C160

1

1

2

2

1U_0402_6.3V4Z~D

1U_0402_6.3V4Z~D

1U_0402_6.3V4Z~D

C163

C163

C162

C162

1

1

2

2

http://hobi-elektronika.net

5

CANTIGA ES_FCBGA1329~D

CANTIGA ES_FCBGA1329~D

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

4

3

2

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

Compal Electronics, Inc.

Cantiga(5 of 6)

Cantiga(5 of 6)

Cantiga(5 of 6)

LA-4051P

LA-4051P

LA-4051P

14 63Thursday, June 05, 2008

14 63Thursday, June 05, 2008

14 63Thursday, June 05, 2008

of

of

1

of

1.0

1.0

1.0

5

U2I

U2I

AU48

VSS_1

AR48

VSS_2

AL48

VSS_3

BB47

VSS_4

AW47

VSS_5

AN47

VSS_6

AJ47

VSS_7

AF47

VSS_8

AD47

D D

C C

B B

A A

VSS_9

AB47

VSS_10

Y47

VSS_11

T47

VSS_12

N47

VSS_13

L47

VSS_14

G47

VSS_15

BD46

VSS_16

BA46

VSS_17

AY46

VSS_18

AV46

VSS_19

AR46

VSS_20

AM46

VSS_21

V46

VSS_22

R46

VSS_23

P46

VSS_24

H46

VSS_25

F46

VSS_26

BF44

VSS_27

AH44

VSS_28

AD44

VSS_29

AA44

VSS_30

Y44

VSS_31

U44

VSS_32

T44

VSS_33

M44

VSS_34

F44

VSS_35

BC43

VSS_36

AV43

VSS_37

AU43

VSS_38

AM43

VSS_39

J43

VSS_40

C43

VSS_41

BG42

VSS_42

AY42

VSS_43

AT42

VSS_44

AN42

VSS_45

AJ42

VSS_46

AE42

VSS_47

N42

VSS_48

L42

VSS_49

BD41

VSS_50

AU41

VSS_51

AM41

VSS_52

AH41

VSS_53

AD41

VSS_54

AA41

VSS_55

Y41

VSS_56

U41

VSS_57

T41

VSS_58

M41

VSS_59

G41

VSS_60

B41

VSS_61

BG40

VSS_62

BB40

VSS_63

AV40

VSS_64

AN40

VSS_65

H40

VSS_66

E40

VSS_67

AT39

VSS_68

AM39

VSS_69

AJ39

VSS_70

AE39

VSS_71

N39

VSS_72

L39

VSS_73

B39

VSS_74

BH38

VSS_75

BC38

VSS_76

BA38

VSS_77

AU38

VSS_78

AH38

VSS_79

AD38

VSS_80

AA38

VSS_81

Y38

VSS_82

U38

VSS_83

T38

VSS_84

J38

VSS_85

F38

VSS_86

C38

VSS_87

BF37

VSS_88

BB37

VSS_89

AW37

VSS_90

AT37

VSS_91

AN37

VSS_92

AJ37

VSS_93

H37

VSS_94

C37

VSS_95

BG36

VSS_96

BD36

VSS_97

AK15

VSS_98

AU36

VSS_99

CANTIGA ES_FCBGA1329~D

CANTIGA ES_FCBGA1329~D

VSS

VSS

VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
VSS_124
VSS_125
VSS_126
VSS_127
VSS_128
VSS_129
VSS_130
VSS_131
VSS_132
VSS_133
VSS_134
VSS_135
VSS_136
VSS_137
VSS_138
VSS_139
VSS_140
VSS_141
VSS_142
VSS_143
VSS_144
VSS_145
VSS_146
VSS_147
VSS_148
VSS_149
VSS_150
VSS_151
VSS_152
VSS_153
VSS_154
VSS_155
VSS_156
VSS_157
VSS_158
VSS_159
VSS_160
VSS_161
VSS_162
VSS_163
VSS_164
VSS_165
VSS_166
VSS_167
VSS_168
VSS_169
VSS_170
VSS_171
VSS_172
VSS_173
VSS_174
VSS_175
VSS_176
VSS_177
VSS_178
VSS_179
VSS_180
VSS_181
VSS_182
VSS_183
VSS_184
VSS_185
VSS_186
VSS_187
VSS_188
VSS_189
VSS_190
VSS_191
VSS_192
VSS_193
VSS_194
VSS_195
VSS_196
VSS_197
VSS_198
VSS_199

AM36
AE36
P36
L36
J36
F36
B36
AH35
AA35
Y35
U35
T35
BF34
AM34
AJ34
AF34
AE34
W34
B34
A34
BG33
BC33
BA33
AV33
AR33
AL33
AH33
AB33
P33
L33
H33
N32
K32
F32
C32
A31
AN29
T29
N29
K29
H29
F29
A29
BG28
BD28
BA28
AV28
AT28
AR28
AJ28
AG28
AE28
AB28
Y28
P28
K28
H28
F28
C28
BF26
AH26
AF26
AB26
AA26
C26
B26
BH25
BD25
BB25
AV25
AR25
AJ25
AC25
Y25
N25
L25
J25
G25
E25
BF24
AD12
AY24
AT24
AJ24
AH24
AF24
AB24
R24
L24
K24
J24
G24
F24
E24
BH23
AG23
Y23
B23
A23
AJ6

4

U2J

U2J

BG21

VSS_199

L12

VSS_200

AW21

VSS_201

AU21

VSS_202

AP21

VSS_203

AN21

VSS_204

AH21

VSS_205

AF21

VSS_206

AB21

VSS_207

R21

VSS_208

M21

VSS_209

J21

VSS_210

G21

VSS_211

BC20

VSS_212

BA20

VSS_213

AW20

VSS_214

AT20

VSS_215

AJ20

VSS_216

AG20

VSS_217

Y20

VSS_218

N20

VSS_219

K20

VSS_220

F20

VSS_221

C20

VSS_222

A20

VSS_223

BG19

VSS_224

A18

VSS_225

BG17

VSS_226

BC17

VSS_227

AW17

VSS_228

AT17

VSS_229

R17
M17
H17

C17
BA16
AU16

AN16

N16

K16

G16

E16
BG15
AC15

W15

A15
BG14
AA14

C14
BG13
BC13
BA13

AN13

AJ13

AE13

N13

L13

G13

E13
BF12
AV12
AT12

AM12

AA12

J12

A12
BD11
BB11
AY11
AN11
AH11

Y11

N11

G11

C11
BG10
AV10
AT10

AJ10
AE10
AA10

M10
BF9
BC9
AN9

AM9

AD9

G9

B9
BH8
BB8
AV8
AT8

CANTIGA ES_FCBGA1329~D

CANTIGA ES_FCBGA1329~D

VSS_230
VSS_231
VSS_232
VSS_233

VSS_235
VSS_237

VSS_238
VSS_239
VSS_240
VSS_241
VSS_242
VSS_243
VSS_244
VSS_245
VSS_246
VSS_247
VSS_248
VSS_249
VSS_250
VSS_251
VSS_252

VSS_255
VSS_256
VSS_257
VSS_258
VSS_259
VSS_260
VSS_261
VSS_262
VSS_263
VSS_264
VSS_265
VSS_266
VSS_267
VSS_268
VSS_269
VSS_270
VSS_271
VSS_272
VSS_273

VSS_275
VSS_276
VSS_277
VSS_278
VSS_279
VSS_280
VSS_281
VSS_282
VSS_283
VSS_284
VSS_285
VSS_286
VSS_287
VSS_288
VSS_289
VSS_290
VSS_291
VSS_292
VSS_293
VSS_294
VSS_295
VSS_296

VSS

VSS

VSS SCB

VSS SCB

3

VSS_297
VSS_298
VSS_299
VSS_300
VSS_301
VSS_302
VSS_303
VSS_304
VSS_305
VSS_306
VSS_307
VSS_308
VSS_309
VSS_310
VSS_311
VSS_312
VSS_313
VSS_314
VSS_315
VSS_316
VSS_317
VSS_318
VSS_319
VSS_320
VSS_321
VSS_322
VSS_323
VSS_324
VSS_325

VSS_327
VSS_328
VSS_329
VSS_330
VSS_331
VSS_332
VSS_333
VSS_334
VSS_335
VSS_336
VSS_337
VSS_338
VSS_339
VSS_340
VSS_341
VSS_342
VSS_343
VSS_344
VSS_345
VSS_346
VSS_347
VSS_348
VSS_349
VSS_350

VSS_351
VSS_352
VSS_353
VSS_354

VSS_NCTF_1
VSS_NCTF_2
VSS_NCTF_3
VSS_NCTF_4
VSS_NCTF_5
VSS_NCTF_6
VSS_NCTF_7
VSS_NCTF_8

VSS_NCTF_9
VSS_NCTF_10
VSS_NCTF_11
VSS_NCTF_12
VSS_NCTF_13
VSS_NCTF_14

VSS NCTF

VSS NCTF

VSS_NCTF_15
VSS_NCTF_16

VSS_SCB_1
VSS_SCB_2
VSS_SCB_3
VSS_SCB_4
VSS_SCB_5

NC_26
NC_27
NC_28
NC_29
NC_30
NC_31
NC_32
NC_33
NC_34
NC_35

NC

NC

NC_36
NC_37
NC_38
NC_39
NC_40
NC_41
NC_42

AH8
Y8
L8
E8
B8
AY7
AU7
AN7
AJ7
AE7
AA7
N7
J7
BG6
BD6
AV6
AT6
AM6
M6
C6
BA5
AH5
AD5
Y5
L5
J5
H5
F5
BE4

BC3
AV3
AL3
R3
P3
F3
BA2
AW2
AU2
AR2
AP2
AJ2
AH2
AF2
AE2
AD2
AC2
Y2
M2
K2
AM1
AA1
P1
H1

U24
U28
U25
U29

AF32
AB32
V32
AJ30
AM29
AF29
AB29
U26
U23
AL20
V20
AC19
AL17
AJ17
AA17
U17

BH48
BH1
A48
C1
A3

E1
D2
C3
B4
A5
A6
A43
A44
B45
C46
D47
B47
A46
F48
E48
C48
B48

2

1

http://hobi-elektronika.net

5

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Title

Title

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

4

3

2

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

Compal Electronics, Inc.

Cantiga(6 of 6)

Cantiga(6 of 6)

Cantiga(6 of 6)

LA-4051P

LA-4051P

LA-4051P

1.0

1.0

15 63Thursday, June 05, 2008

15 63Thursday, June 05, 2008

15 63Thursday, June 05, 2008

1

1.0

of

of

of

5

DDR_A_DQS#[0..7]<11>

DDR_A_D[0..63]<11>
DDR_A_DM[0..7]<11>
DDR_A_DQS[0..7]<11>

DDR_A_MA[0..14]<11>

D D

+1.8V_MEM

2.2U_0603_6.3V6K~D

1

2

1

2

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

C180

C180

C173

C173

RN2

RN2

RN4

RN4

RN6

RN6

RN8

RN8

RN10

RN10

RN11

RN11

RN13

RN13

1

2

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

2.2U_0603_6.3V6K~D

C169

C169

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

2

1

2

C181

C181

14
23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

14
23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

14
23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

14
23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

14
23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

14
23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

14
23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D
C166

C166

1

2

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

C C

+0.9V_DDR_VTT

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

B B

A A

http://hobi-elektronika.net

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

1

2

2

C175

C175

C176

C176

DDR_A_MA3
DDR_A_MA1

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_A_BS0
DDR_A_MA10

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_CS0_DIMMA#
DDR_A_RAS#

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_A_CAS#
DDR_A_WE#

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_CS1_DIMMA#
M_ODT1

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_CKE1_DIMMA

DDR_CKE0_DIMMA
DDR_A_BS2

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

2

C177

C177

5

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

C167

C167

C168

C168

1

1

2

2

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

C171

C171

C172

C172

1

1

2

2

Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V_DDR_VTT

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

1

2

2

C179

C179

C178

C178

+0.9V_DDR_VTT

RN1

RN1

1 4
2 3

RN3

RN3

1 4
2 3

RN5

RN5

1 4
2 3

RN7

RN7

1 4
2 3

RN9

RN9

1 4
2 3

12

R130

R130
56_0402_5%~D

56_0402_5%~D

RN12

RN12

2 3
1 4

C170

C170

1

2

C174

C174

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

2

C182

C182

DDR_A_MA12
DDR_A_MA8

DDR_A_MA6
DDR_A_MA7

DDR_A_MA5
DDR_A_MA9

DDR_A_MA2
DDR_A_MA4

DDR_A_BS1
DDR_A_MA0

DDR_A_MA13
M_ODT0

DDR_A_MA11
DDR_A_MA14

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

Layout Note:
Place near JDIMMA

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

1

2

2

C183

C183

C184

C184

4

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

1

2

2

C185

C185

C186

C186

Layout Note:
Place these resistor
closely JDIMMA,all
trace length<750 mil

Layout Note:
Place these resistor
closely JDIMMA,all
trace length
Max=1.3"

4

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

2

C187

C187

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

2

C188

C188

3

+1.8V_MEM +1.8V_MEM +V_DDR_MCH_REF

JDIMMA

JDIMMA

1

VREF

3

DDR_A_D0
DDR_A_D1

DDR_A_DQS#0
DDR_A_DQS0

DDR_A_D2
DDR_A_D3

DDR_A_D8
DDR_A_D9

DDR_A_DQS#1
DDR_A_DQS1

DDR_A_D11

DDR_A_D16

DDR_A_DQS#2
DDR_A_DQS2

DDR_A_D18

DDR_A_D24
DDR_A_D25

DDR_A_DM3

DDR_A_D26 DDR_A_D30
DDR_A_D27

DDR_CKE0_DIMMA<10>

DDR_A_BS2<11>

DDR_A_BS0<11>
DDR_A_WE#<11>

DDR_A_CAS#<11>

DDR_CS1_DIMMA#<10>

M_ODT1<10>

MEM_SDATA<17,24>
MEM_SCLK<17,24>

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

3

DDR_CKE0_DIMMA

DDR_A_BS2
DDR_A_MA12

DDR_A_MA9 DDR_A_MA7
DDR_A_MA8

DDR_A_MA5
DDR_A_MA3
DDR_A_MA1

DDR_A_MA10
DDR_A_BS0
DDR_A_WE#

DDR_A_CAS#
DDR_CS1_DIMMA#

M_ODT1
DDR_A_D32

DDR_A_D33
DDR_A_DQS#4

DDR_A_DQS4
DDR_A_D34

DDR_A_D35
DDR_A_D40

DDR_A_D41
DDR_A_DM5
DDR_A_D42

DDR_A_D43

DDR_A_D49

DDR_A_DQS#6
DDR_A_DQS6

DDR_A_D50
DDR_A_D51 DDR_A_D55

DDR_A_D57
DDR_A_DM7
DDR_A_D58

DDR_A_D59
MEM_SDATA

MEM_SCLK

+3.3V_M

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

C189

C189

C190

C190

1

1

2

2

VSS

5

DQ0

7

DQ1

9

VSS

11

DQS0#

13

DQS0

15

VSS

17

DQ2

19

DQ3

21

VSS

23

DQ8

25

DQ9

27

VSS

29

DQS1#

31

DQS1

33

VSS

35

DQ10

37

DQ11

39

VSS

41

VSS

43

DQ16

45

DQ17

47

VSS

49

DQS2#

51

DQS2

53

VSS

55

DQ18

57

DQ19

59

VSS

61

DQ24

63

DQ25

65

VSS

67

DM3

69

NC

71

VSS

73

DQ26

75

DQ27

77

VSS

79

CKE0

81

VDD

83

NC

85

BA2

87

VDD

89

A12

91

A9

93

A8

95

VDD

97

A5

99

A3

101

A1

103

VDD

105

A10/AP

107

BA0

109

WE#

111

VDD

113

CAS#

115

NC/S1#

117

VDD

119

NC/ODT1

121

VSS

123

DQ32

125

DQ33

127

VSS

129

DQS4#

131

DQS4

133

VSS

135

DQ34

137

DQ35

139

VSS

141

DQ40

143

DQ41

145

VSS

147

DM5

149

VSS

151

DQ42

153

DQ43

155

VSS

157

DQ48

159

DQ49

161

VSS

163

NC,TEST

165

VSS

167

DQS6#

169

DQS6

171

VSS

173

DQ50

175

DQ51

177

VSS

179

DQ56

181

DQ57

183

VSS

185

DM7

187

VSS

189

DQ58

191

DQ59

193

VSS

195

SDA

197

SCL

199

VDDSPD

201

G1

FOX_AS0A426-N4RN-7F~D

FOX_AS0A426-N4RN-7F~D

REVERSE

NC/CKE1

DIMMA

2

VSS
DQ4
DQ5
VSS
DM0
VSS
DQ6
DQ7

VSS
DQ12
DQ13

VSS

DM1

VSS

CK0#

VSS
DQ14
DQ15

VSS

VSS
DQ20
DQ21

VSS

DM2

VSS
DQ22
DQ23

VSS
DQ28
DQ29

VSS

DQS3#

DQS3

VSS
DQ30
DQ31

VSS

VDD

NC/A15
NC/A14

VDD

VDD

VDD

RAS#

VDD
ODT0

NC/A13

VDD

VSS
DQ36
DQ37

VSS

DM4

VSS
DQ38
DQ39

VSS
DQ44
DQ45

VSS

DQS5#

DQS5

VSS
DQ46
DQ47

VSS
DQ52
DQ53

VSS

CK1#

VSS

DM6

VSS
DQ54
DQ55

VSS
DQ60
DQ61

VSS

DQS7#

DQS7

VSS
DQ62
DQ63

VSS

SAO

2

+V_DDR_MCH_REF

2

DDR_A_D4

4

DDR_A_D5

6
8

DDR_A_DM0

10
12

DDR_A_D6

14

DDR_A_D7

16
18

DDR_A_D12

20

DDR_A_D13

22
24

DDR_A_DM1

26
28

M_CLK_DDR0

30

CK0

NC

A11

A7
A6

A4
A2

A0
BA1
S0#

NC

CK1

SA1

G2

M_CLK_DDR#0

32
34

DDR_A_D14DDR_A_D10

36

DDR_A_D15

38
40

42

DDR_A_D20

44

DDR_A_D21DDR_A_D17

46
48
50

DDR_A_DM2

52
54

DDR_A_D22

56

DDR_A_D23DDR_A_D19

58
60

DDR_A_D28

62

DDR_A_D29

64
66

DDR_A_DQS#3

68

DDR_A_DQS3

70
72
74

DDR_A_D31

76
78

DDR_CKE1_DIMMA

80
82
84

DDR_A_MA14

86
88

DDR_A_MA11

90
92

DDR_A_MA6

94
96

DDR_A_MA4

98

DDR_A_MA2

100

DDR_A_MA0

102
104

DDR_A_BS1

106

DDR_A_RAS#

108

DDR_CS0_DIMMA#

110
112

M_ODT0

114

DDR_A_MA13

116
118
120
122

DDR_A_D36

124

DDR_A_D37

126
128

DDR_A_DM4

130
132

DDR_A_D38

134

DDR_A_D39

136
138

DDR_A_D44

140

DDR_A_D45

142
144

DDR_A_DQS#5

146

DDR_A_DQS5

148
150

DDR_A_D46

152

DDR_A_D47

154
156

DDR_A_D52DDR_A_D48

158

DDR_A_D53

160
162

M_CLK_DDR1

164

M_CLK_DDR#1

166
168

DDR_A_DM6

170
172

DDR_A_D54

174
176
178

DDR_A_D60DDR_A_D56

180

DDR_A_D61

182
184

DDR_A_DQS#7

186

DDR_A_DQS7

188
190

DDR_A_D62

192

DDR_A_D63

194
196

R128 10K_0402_5%~DR128 10K_0402_5%~D

198

R129 10K_0402_5%~DR129 10K_0402_5%~D

200
202

1

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

1

C164

1 2
1 2

C164

2

M_CLK_DDR0 <10>

M_CLK_DDR#0 <10>

DDR_CKE1_DIMMA <10>

DDR_A_BS1 <11>

DDR_A_RAS# <11>
DDR_CS0_DIMMA# <10>

M_ODT0 <10>

M_CLK_DDR1 <10>

M_CLK_DDR#1 <10>

C165

C165

2

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

Compal Electronics, Inc.

DDRII-SODIMM SLOT1

DDRII-SODIMM SLOT1

DDRII-SODIMM SLOT1

LA-4051P

LA-4051P

LA-4051P

1

1.0

1.0

16 63Wednesday, June 11, 2008

16 63Wednesday, June 11, 2008

16 63Wednesday, June 11, 2008

1.0

of

of

of

5

DDR_B_DQS#[0..7]<11>

DDR_B_D[0..63]<11>
DDR_B_DM[0..7]<11>
DDR_B_DQS[0..7]<11>

DDR_B_MA[0..14]<11>

D D

C C

B B

A A

http://hobi-elektronika.net

+1.8V_MEM

+0.9V_DDR_VTT

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

2

C202

C202

DDR_B_MA3
DDR_B_MA1

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_B_BS0
DDR_B_MA10

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_B_MA0
DDR_B_BS1

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_B_RAS#
DDR_CS2_DIMMB#

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_B_WE#
DDR_B_CAS#

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_CKE3_DIMMB

DDR_CS3_DIMMB#
M_ODT3

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

1

2

C203

C203

1 4
2 3

1 4
2 3

1 4
2 3

1 4
2 3

1 4
2 3

R133

R133
56_0402_5%~D

56_0402_5%~D

2 3
1 4

C194

C194

C193

C193

1

1

2

2

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

C198

C198

1

2

Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V_DDR_VTT

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

1

2

2

C205

C205

C204

C204

+0.9V_DDR_VTT

RN14

RN14

RN16

RN16

RN18

RN18

RN20

RN20

RN22

RN22

12

RN25

RN25

5

1

2

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

C199

C199

RN15

RN15

RN17

RN17

RN19

RN19

RN21

RN21

RN23

RN23

RN24

RN24

RN26

RN26

1

2

1

2

C206

C206

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

C195

C195

C196

C196

1

2

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

C200

C200

1

2

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

2

C207

C207

DDR_B_MA12

14

DDR_B_BS2

23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_B_MA14

14

DDR_B_MA11

23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_B_MA5

14

DDR_B_MA8

23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_B_MA7

14

DDR_B_MA6

23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_B_MA4

14

DDR_B_MA2

23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

M_ODT2

14

DDR_B_MA13

23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

DDR_B_MA9

14

DDR_CKE2_DIMMB

23

56_0404_4P2R_5%~D

56_0404_4P2R_5%~D

Layout Note:
Place near JDIMMB

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D
C197

C197

1

2

C201

C201

1

2

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

1

2

2

C209

C209

C208

C208

1

2

C210

C210

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

4

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

1

2

C211

C211

Layout Note:
Place these resistor
closely JDIMMB,all
trace length<750 mil

Layout Note:
Place these resistor
closely JDIMMB,all
trace length
Max=1.3"

1

2

2

C212

C212

C213

C213

4

1

2

C214

C214

3

JDIMMB

JDIMMB

1

VREF

3

C216

C216

5
7

9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39

41
43
45
47
49
51
53
55
57
59
61
63
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
95
97
99

101
103
105
107
109
111
113
115
117
119
121
123
125
127
129
131
133
135
137
139
141
143
145
147
149
151
153
155
157
159
161
163
165
167
169
171
173
175
177
179
181
183
185
187
189
191
193
195
197
199
201

VSS
DQ0
DQ1
VSS
DQS0#
DQS0
VSS
DQ2
DQ3
VSS
DQ8
DQ9
VSS
DQS1#
DQS1
VSS
DQ10
DQ11
VSS

VSS
DQ16
DQ17
VSS
DQS2#
DQS2
VSS
DQ18
DQ19
VSS
DQ24
DQ25
VSS
DM3
NC
VSS
DQ26
DQ27
VSS
CKE0

NC/CKE1
VDD
NC
BA2
VDD
A12
A9
A8
VDD
A5
A3
A1
VDD
A10/AP
BA0
WE#
VDD
CAS#
NC/S1#
VDD
NC/ODT1
VSS
DQ32
DQ33
VSS
DQS4#
DQS4
VSS
DQ34
DQ35
VSS
DQ40
DQ41
VSS
DM5
VSS
DQ42
DQ43
VSS
DQ48
DQ49
VSS
NC,TEST
VSS
DQS6#
DQS6
VSS
DQ50
DQ51
VSS
DQ56
DQ57
VSS
DM7
VSS
DQ58
DQ59
VSS
SDA
SCL
VDDSPD
GND

FOX_AS0A426-N8RN-7F_RV

FOX_AS0A426-N8RN-7F_RV

NC/A15
NC/A14

NC/A13

DIMMB

REVERSE

DDR_B_D0 DDR_B_D5
DDR_B_D1

DDR_B_DQS#0
DDR_B_DQS0

DDR_B_D2
DDR_B_D3

DDR_B_D8
DDR_B_D9

DDR_B_DQS#1
DDR_B_DQS1

DDR_B_D10
DDR_B_D11

DDR_B_D16 DDR_B_D20
DDR_B_D17

DDR_B_DQS#2
DDR_B_DQS2

DDR_B_D18
DDR_B_D19

DDR_B_D24
DDR_B_D25

DDR_B_DM3

DDR_B_D26
DDR_B_D27

DDR_CKE2_DIMMB<10>

DDR_B_BS2<11>

DDR_B_BS0<11>
DDR_B_WE#<11>

DDR_B_CAS#<11>

DDR_CS3_DIMMB#<10>

M_ODT3<10>

MEM_SDATA<16,24>
MEM_SCLK<16,24>

+3.3V_M

DDR_CKE2_DIMMB

DDR_B_BS2
DDR_B_MA12

DDR_B_MA9
DDR_B_MA8

DDR_B_MA5
DDR_B_MA3
DDR_B_MA1

DDR_B_MA10
DDR_B_BS0 DDR_B_RAS#
DDR_B_WE#

DDR_B_CAS#
DDR_CS3_DIMMB#

M_ODT3
DDR_B_D32

DDR_B_D33
DDR_B_DQS#4

DDR_B_DQS4
DDR_B_D34

DDR_B_D35
DDR_B_D40

DDR_B_D41
DDR_B_DM5
DDR_B_D42

DDR_B_D43
DDR_B_D48

DDR_B_D49

DDR_B_DQS#6
DDR_B_DQS6

DDR_B_D50
DDR_B_D51

DDR_B_D56
DDR_B_D57

DDR_B_DM7
DDR_B_D58

DDR_B_D59
MEM_SDATA

MEM_SCLK

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

C215

C215

1

1

2

2

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

3

+1.8V_MEM+1.8V_MEM +V_DDR_MCH_REF

2

VSS

4

DQ4

6

DQ5

8

VSS

10

DM0

12

VSS

14

DQ6

16

DQ7

18

VSS

20

DQ12

22

DQ13

24

VSS

26

DM1

28

VSS

30

CK0

32

CK0#

34

VSS

36

DQ14

38

DQ15

40

VSS

42

VSS

44

DQ20

46

DQ21

48

VSS

50

NC

52

DM2

54

VSS

56

DQ22

58

DQ23

60

VSS

62

DQ28

64

DQ29

66

VSS

68

DQS3#

70

DQS3

72

VSS

74

DQ30

76

DQ31

78

VSS

80
82

VDD

84
86
88

VDD

90

A11

92

A7

94

A6

96

VDD

98

A4

100

A2

102

A0

104

VDD

106

BA1

108

RAS#

110

S0#

112

VDD

114

ODT0

116
118

VDD

120

NC

122

VSS

124

DQ36

126

DQ37

128

VSS

130

DM4

132

VSS

134

DQ38

136

DQ39

138

VSS

140

DQ44

142

DQ45

144

VSS

146

DQS5#

148

DQS5

150

VSS

152

DQ46

154

DQ47

156

VSS

158

DQ52

160

DQ53

162

VSS

164

CK1

166

CK1#

168

VSS

170

DM6

172

VSS

174

DQ54

176

DQ55

178

VSS

180

DQ60

182

DQ61

184

VSS

186

DQS7#

188

DQS7

190

VSS

192

DQ62

194

DQ63

196

VSS

198

SAO

200

SA1

202

GND

2

+V_DDR_MCH_REF

DDR_B_D4

DDR_B_DM0
DDR_B_D6

DDR_B_D7
DDR_B_D12

DDR_B_D13
DDR_B_DM1
M_CLK_DDR2

M_CLK_DDR#2
DDR_B_D14

DDR_B_D15

DDR_B_D21

DDR_B_DM2
DDR_B_D22

DDR_B_D23
DDR_B_D28

DDR_B_D29
DDR_B_DQS#3

DDR_B_DQS3
DDR_B_D30

DDR_B_D31
DDR_CKE3_DIMMB

DDR_B_MA14
DDR_B_MA11

DDR_B_MA7
DDR_B_MA6

DDR_B_MA4
DDR_B_MA2
DDR_B_MA0

DDR_B_BS1
DDR_CS2_DIMMB#
M_ODT2

DDR_B_MA13

DDR_B_D36
DDR_B_D37

DDR_B_DM4
DDR_B_D38

DDR_B_D39
DDR_B_D44

DDR_B_D45
DDR_B_DQS#5

DDR_B_DQS5
DDR_B_D46

DDR_B_D47
DDR_B_D52

DDR_B_D53
M_CLK_DDR3

M_CLK_DDR#3
DDR_B_DM6
DDR_B_D54

DDR_B_D55
DDR_B_D60

DDR_B_D61
DDR_B_DQS#7

DDR_B_DQS7
DDR_B_D62

DDR_B_D63

10K_0402_5%~D

10K_0402_5%~D

2

12

R132

R132

1

0.1U_0402_16V4Z~D

1

2

+3.3V_M

12

C191

C191

0.1U_0402_16V4Z~D

1

C192

C192

2

2.2U_0603_6.3V6K~D

2.2U_0603_6.3V6K~D

M_CLK_DDR2 <10>

M_CLK_DDR#2 <10>

DDR_CKE3_DIMMB <10>

DDR_B_BS1 <11>

DDR_B_RAS# <11>
DDR_CS2_DIMMB# <10>

M_ODT2 <10>

M_CLK_DDR3 <10>

M_CLK_DDR#3 <10>

R131

R131

10K_0402_5%~D

10K_0402_5%~D

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

Compal Electronics, Inc.

DDRII-SODIMM SLOT2

DDRII-SODIMM SLOT2

DDRII-SODIMM SLOT2

LA-4051P

LA-4051P

LA-4051P

1

1.0

1.0

17 63Thursday, June 05, 2008

17 63Thursday, June 05, 2008

17 63Thursday, June 05, 2008

1.0

of

of

of

5

+3.3V_M

12

R134

R134

8.2K_0402_5%~D

8.2K_0402_5%~D

+1.05V_VCCP

R135

R135

2.2K_0402_5%~D

D D

H_THERMTRIP#<7>

THERMTRIP_MCH#<10>

2.2K_0402_5%~D

1 2

MMST3904-7-F_SOT323-3~D

MMST3904-7-F_SOT323-3~D

+1.05V_VCCP

R138

R138

2.2K_0402_5%~D

2.2K_0402_5%~D

1 2

MMST3904-7-F_SOT323-3~D

MMST3904-7-F_SOT323-3~D

Q5

Q5

Q6

Q6

2

B

B

2

B

B

C

C

E

E

3 1

+3.3V_M

12

C

C

E

E

3 1

THERMATRIP1#

1

C218

C218

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

2

R137

R137

8.2K_0402_5%~D

8.2K_0402_5%~D

THERMATRIP2#

1

C220

C220

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

2

RB751S40T1_SOD523-2~D

RB751S40T1_SOD523-2~D

Place under CPU

C

100P_0402_50V8K~D

C C

H_THERMDA<7>

H_THERMDC<7>

+3.3V_M

B B

1

Place C223 close to the Q8 as possible
Place C224,C225 close to the Guardian pins as possible

470P_0402_50V7K~D

470P_0402_50V7K~D

1 2

R142

R142

0_0603_5%~D

0_0603_5%~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

2

C223

@C223

@

100P_0402_50V8K~D

Rset=953,Tp=88degree

R157

R157

THERM_B3

+3.3V_M

2

B

B

E

E

+3.3V_RUN

2.2K_0402_5%~D

2.2K_0402_5%~D

8.2K_0402_5%~D

8.2K_0402_5%~D

12

12

R156

R156

A A

THERMTRIP_VGA#<51>

http://hobi-elektronika.net

5

C

E

E

3 1

1

C225

C225

2

1

+RTC_CELL

C229

C229

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

2

12

1

R151

2

R155

R155

8.2K_0402_5%~D

8.2K_0402_5%~D

THERMATRIP3#

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

R151
953_0402_1%~D

953_0402_1%~D

C231

C231

12

C

C

Q11

Q11
MMST3904-7-F_SOT323-3~D

MMST3904-7-F_SOT323-3~D

3 1

4

D2

D2

2 1

2

B

B

Q8

Q8
MMST3904-7-F_SOT323-3~D

MMST3904-7-F_SOT323-3~D

Place C225 close to U3

+5V_RUN

1

C240

C240

2

4

+3.3V_M

FAN1_DET#<22>

1

C219

C219

2

22U_0805_6.3VAM~D

22U_0805_6.3VAM~D

BC_DAT_EMC4002<38>

BC_CLK_EMC4002<38>

2

C224

C224
2200P_0402_50V7K~D

2200P_0402_50V7K~D

1

1U_0603_10V4Z~D

1U_0603_10V4Z~D

C230

C230

1

2

10U_0805_10V4Z~D

10U_0805_10V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

1

C234

C234

2

2

Pull-up Resistor
on ADDR_MODE/XEN

<= 4.7K +/- 5% 2F(r/w)

*

>= 33K

3.3V_M_PWRGD<38,41>
ICH_PWRGD#<41>

+3.3V_RUN

C235

C235

1

2

10K
18K

D38

D38

RB751S40T1_SOD523-2~D

RB751S40T1_SOD523-2~D

+3VSUS_THRM

10U_0805_10V4Z~D

10U_0805_10V4Z~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C236

C236

2

EC_32KHZ_OUT<38>

2 1

REM_DIODE1_P
REM_DIODE1_N

+3VSUS_THRM

1 2

R146 1K_0402_5%~DR146 1K_0402_5%~D

1 2

R148 1K_0402_5%~DR148 1K_0402_5%~D

THERMATRIP1#
THERMATRIP2#
THERMATRIP3#

VSET

R150 4.7K_0402_5%~DR150 4.7K_0402_5%~D

+FAN1_VOUT

C237

C237

FAN1_TACH_FB

EC_32KHZ_OUT

For Remote1
mode

2N3904

2N3904
Thermistor
Thermistor

3

2

Discrete

VGA_THERMDP

12

R136

R136
10K_0402_5%~D

10K_0402_5%~D

+FAN1_VOUT

FAN1_TACH_FB

12

SMBUS
Address

2E(r/w)
2F(r/w)
2E(r/w)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

U3
EMC4002U3EMC4002

10
11

36
35

38
37

41
40

4

21

18
17

22
23
24

42

3

6
5

9
7

8

15
14

3

JFAN1

JFAN1

1

1

2

2

3

5

3

G1

4

6

4

G2

MOLEX_53398-0471~D

MOLEX_53398-0471~D

SMDATA/BC-LINK_DATA
SMBCLK/BC-LINK_CLK

DP1/VREF_T
DN1/THERM

DP2
DN2

DP3/DN7
DN3/DP7

VCC

ATF_INT#/BC-LINK_IRQ#

RTC_PWR3V

THERMTRIP_SIO/PWM1/GPIO5

VCC_PWRGD
3V_PWROK#

THERMTRIP1#
THERMTRIP2#
THERMTRIP3#

VSET
ADDR_MODE/XEN

VDD_5V
VDD_5V

VDD_3V
FAN_OUT

FAN_OUT
TACH1/GPIO3

CLK_IN/GPIO2

LDO_OUT/FAN_OUT2
LDO_OUT/FAN_OUT2

VSS

49

C1014

C1014

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

POWER_SW#

@R1005

@

270K_0402_1%

270K_0402_1%

VIN1
VCP1
VCP2

DP4/DN8
DN4/DP8

DP5/DN9
DN5/DP9

DP6/VREF_T2

DN6/VIN2

POWER_SW#

ACAVAIL_CLR

SYS_SHDN#

LDO_SHDN#

LDO_POK

LDO_SET

VDDH/VDD_5V2
VDDH/VDD_5V2

VDDL/VDD_3V2

TACH2/GPIO4

PWM2/GPIO1

+RTC_CELL

12

4

O

R144 0_0402_5%~D@ R144 0_0402_5%~D@

R143 0_0402_5%~D@ R143 0_0402_5%~D@

12

R1005

39
48
45

REM_DIODE4_P

44

REM_DIODE4_N

43

VGA_THERMDP

47

VGA_THERMDN

46
1

2

R141 10K_0402_5%~DR141 10K_0402_5%~D

12

POWER_SW#

26
27
20
25

19
34

LDO_SET

33

+3V_LDOIN

32
31

28
29

30
16

13

U70

U70
74AHC1G08GW_SOT353-5~D

74AHC1G08GW_SOT353-5~D

5

1

P

IN1

2

IN2

G

3

12

12

VGA_THERMDN

Place Capacitor close to Guardian Chip

PWR_MON_GFX

ISL88731_ICM_R

Place C221 close to the
Guardian pins as possible.

12

BC_INT#_EMC4002 <38>
ACAV_IN <38,48>

R1034 10K_0402_5%~D@R1034 10K_0402_5%~D@

12

R149 10K_0402_5%~DR149 10K_0402_5%~D

12

2.5V_RUN_PWRGD <37,41>

1

2

12

R985 0_0402_5%~DR985 0_0402_5%~D

2

1

C217

C217
470P_0402_50V7K~D

470P_0402_50V7K~D

2

T186PAD~DT186PAD~D

PWR_MON <47>

R992

R992

1 2

4.7K_0402_5%~D

4.7K_0402_5%~D

1

2

+1.8V_RUN

10U_0805_10V4Z~D

10U_0805_10V4Z~D

1

C238

C238

2

POWER_SW_IN# <38>
DOCK_PWR_SW# <38>

ISL88731_ICM <48>

C221

C221
2200P_0402_50V7K~D

2200P_0402_50V7K~D

THERMISTOR OPTION:
Single-ended routing to thermistor is permissible
(ground return). Place R139 and C226 near EMC4002

1 2

R139

R139

1.2K_0402_1%~D

1.2K_0402_1%~D

+3.3V_M

+3.3V_SUS

10U_0805_10V4Z~D

10U_0805_10V4Z~D

1

C232

C232

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

2

C239

C239

PM_EXTTS# <10>

VGA_THERMDP <51>

VGA_THERMDN <51>

Diode circuit at DP4/DN4 is used for skin
temp sensor (placed optimally between CPU,
MCH and MEM).

E

E

Q7

Q7

2

MMST3904-7-F_SOT323-3~D

MMST3904-7-F_SOT323-3~D

12

31

B

B

Q9

Q9

C

C

+3.3V_M

THERM_STP# <44>

+RTC_CELL

+3.3V_RUN

1

2

Place C222 close to Q7 as
possible.

MMST3904-7-F_SOT323-3~D

MMST3904-7-F_SOT323-3~D

Voltage margining circuit
for LDO output. Adjustable
from 1.2 to 2.5V.
Ra=((LDO_OUT/1.11)-1)*Rb.

C

C

2

B

B

E

E

3 1

1 2

R140

R140
10KB_0603_1%_TSM1A103F34D3R~D

10KB_0603_1%_TSM1A103F34D3R~D

1 2

C226

C226

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

12

R145 10K_0402_5%~DR145 10K_0402_5%~D

1 2

R147 47K_0402_1%~D@R147 47K_0402_1%~D@

At maximum load current of 600mA,the the
voltage drop across the should be keep
in the range of 0.5V to 1V

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D
R152

R152

0.82_1210_1%~D

0.82_1210_1%~D

1

C233

C233

2

DELL CONFIDENTIAL/PROPRIETARY

<OrgAdd21>

<OrgAdd21>

Title

Title

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet

<OrgAdd21>

FAN & Thermal Sensor

FAN & Thermal Sensor

FAN & Thermal Sensor

LA-4051P

LA-4051P

LA-4051P

1

C222

@C222

@

100P_0402_50V8K~D

100P_0402_50V8K~D

+1.8V_RUN

12

LDO_SET

12

18 63Thursday, June 05, 2008

18 63Thursday, June 05, 2008

18 63Thursday, June 05, 2008

1

R153

R153

R154

R154

Ra

3.16K_0402_1%~D

3.16K_0402_1%~D

Rb

5.1K_0402_1%~D

5.1K_0402_1%~D

1.0

1.0

1.0

of

of

of

5

JLVDS1

JLVDS1

59

MGND1

60

MGND2

61

MGND3

62

MGND4

63

MGND5

64

MGND6

65

MGND7

66

MGND8

67

MGND9

68

MGND10

69

MGND11

70

D D

C C

B B

MGND12

DATA EEDID

Diag_Loop_CAM

JAE_FI-DP58SB-VF88L

JAE_FI-DP58SB-VF88L

Even_ClkIN+

Even_ClkIN-

VSS

Even_Rin2+

Even_Rin2-

VSS

Even_Rin1+

Even_Rin1-

VSS

Even_Rin0+

Even_Rin0-

VSS

Odd_ClkIN+

Odd_ClkIN­Odd_Rin2+

Odd_Rin2-

VSS

Odd_Rin1+

Odd_Rin1-

Odd_Rin0+

Odd_Rin0-

VSS

CLK EEDID

VEEDID

MIC_CLK

MIC_SIG

USB-

USB+

GND

CONNTST

SMB_CLK

SMB_DATA

INV_SRC
INV_SRC
INV_SRC
INV_SRC

VBL­VBL­VBL­VBL-

INV_PWM

+5V_ALW

TEST

VDD
VDD

VDD
CONNTST
PWR_LED

BATT2_LED
BATT1_LED

VSS

+CAMERA_VDD

VSS

VSS

VSS

3.3V

58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26

5V

25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C249

C249

2

1

2

+15V_ALW

12

LDDC_DATA_GPU
LDDC_CLK_GPU
LVDS_CBL_DET#

CAM_MIC_CBL_DET#
DMIC_CLK

DMIC0
USBP11_D-

USBP11_D+

LCD_SMBCLK
LCD_SMBDAT

LCD_TST

BREATH_BLUE_LED_LCD
BATT_YELLOW_LED_LCD
BATT_BLUE_LED_LCD

PMV45EN_SOT23-3~D

PMV45EN_SOT23-3~D
Q132

Q132

S

S

10U_1206_16V4Z~D

10U_1206_16V4Z~D

G

G

C250

C250

100K_0402_5%~D

100K_0402_5%~D

R994

R994

2

+CAMERA_VDD

LCD_SMBCLK <38>
LCD_SMBDAT <38>

1 2

C246

C246

0.1U_0603_50V4Z~D

0.1U_0603_50V4Z~D

LCD_TST <37>

+LCDVDD

D

D

+CMOS_VDD_R

13

LCD_BCLK+_GPU <51>
LCD_BCLK-_GPU <51>

LCD_B2+_GPU <51>

LCD_B2-_GPU <51>

LCD_B1+_GPU <51>

LCD_B1-_GPU <51>

LCD_B0+_GPU <51>

LCD_B0-_GPU <51>

LCD_ACLK+_GPU <51>
LCD_ACLK-_GPU <51>

LCD_A2+_GPU <51>

LCD_A2-_GPU <51>

LCD_A1+_GPU <51>

LCD_A1-_GPU <51>

LCD_A0+_GPU <51>

LCD_A0-_GPU <51>

LDDC_DATA_GPU <51>
LDDC_CLK_GPU <51>
LVDS_CBL_DET# <22>

CAM_MIC_CBL_DET# <22>

+INV_PWR_SRC

PNL_BKLT_CBL_DET# <22>
BREATH_BLUE_LED_LCD <42>
BATT_YELLOW_LED_LCD <42>
BATT_BLUE_LED_LCD <42>

@

@

12

R170

R170
0_0603_5%~D

0_0603_5%~D

12

R169

R169

0_0603_5%~D

0_0603_5%~D

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C1026

C1026

2

+3.3V_RUN

+3.3V_RUN

12

R165

R165

10K_0402_5%~D

10K_0402_5%~D

1 2

R166 0_0402_5%~D@R166 0_0402_5%~D@

+3.3V_RUN

+5V_RUN

4

+3.3V_RUN

1 2

R159 2.2K_0402_5%~DR159 2.2K_0402_5%~D

1 2

R160 2.2K_0402_5%~DR160 2.2K_0402_5%~D

LDDC_CLK_GPU
LDDC_DATA_GPU

Place near to JLVDS1

LVDS CABLE@

LVDS CABLE@

Part Number Description

Part Number Description

DAA00000R0L

DAA00000R0L

PCB 03P LA-4051P REV0 M/B

PCB 03P LA-4051P REV0 M/B

DMIC_CLK <27>

+3.3V_RUN

DMIC0 <27>

Pin28 3.3VRUN is for Mic PWR

D56

D56

D48

@

@

D47

D47

SD05.TCT_SOD323-2~D

SD05.TCT_SOD323-2~D

D48

@

@

@

@

2 1

2 1

2 1

SD05.TCT_SOD323-2~D

SD05.TCT_SOD323-2~D

SD05.TCT_SOD323-2~D

SD05.TCT_SOD323-2~D

BIA_PWM_GPU <51>

+5V_ALW

1

C245

C245

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

2

+3.3V_RUN +LCDVDD

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C243

C243

2

Close to JLVD1.28 Close to JLVD1.6,7,8

U50

@U50

@

1

GND

USBP11_D+

IO2

2

IO1

VIN

PRTR5V0U2X_SOT143-4~D

PRTR5V0U2X_SOT143-4~D

3

2

1

LCD Power

D

+15V_ALW +3.3V_RUN

+LCDVDD

Q13A

2N7002DW-T/R7_SOT363-6~D

2N7002DW-T/R7_SOT363-6~D

LCD_VCC_TEST_EN<37>

ENVDD_GPU<51>

Dual layout for Q17

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

1

C244

C244

2

USBP11_D-

3
4

+CAMERA_VDD

Overlap on Q16 for pop option

+PWR_SRC

Q17

Q17
SI3457DV-T1_TSOP6~D

SI3457DV-T1_TSOP6~D

D

D

6

S

S

4 5

2
1

G

G

3

PWR_SRC_ON

SI3457DV : P CHANNAL

Q13A

D3

D3

3

1

2

BAT54CW_SOT323~D

BAT54CW_SOT323~D

1 2

R164 0_0402_5%~D@R164 0_0402_5%~D@

+INV_PWR_SRC

+15V_ALW

470_0402_5%~D

470_0402_5%~D

12

R161

R161

61

2

2

100K_0402_5%~D

100K_0402_5%~D

12

R162

R162

5

1

O

I

Q15

Q15

G

DDTC124EUA-7-F_SOT323-3~D

DDTC124EUA-7-F_SOT323-3~D

3

+PWR_SRC

40mil

1000P_0402_50V7K~D

1000P_0402_50V7K~D

C248

C248

12

R167

R167
100K_0402_5%~D

100K_0402_5%~D

R168 100K_0402_5%~DR168 100K_0402_5%~D

1

2

12

R158

R158
100K_0402_5%~D

100K_0402_5%~D

2N7002DW-T/R7_SOT363-6~D

2N7002DW-T/R7_SOT363-6~D

3

4

PWR_SRC_ON

1 2

Q13B

Q13B

+LCDVDD

12

RUN_ON<28,37,40,41>

D

S

S

4 5

G

G

SI3456DV-T1-E3_TSOP6~D

SI3456DV-T1-E3_TSOP6~D

3

100K_0402_5%~D

100K_0402_5%~D

@R163

@

0.1U_0402_25V4Z~D

0.1U_0402_25V4Z~D

R163

1

C242

C242

2

Q16

@Q16

@

FDS4435_NL_SO8~D

FDS4435_NL_SO8~D

8
7

1

6

2

5

3

4

D

D

1 3

2

6
2

1

Q12

Q12

40mil

1

C247

C247

0.1U_0603_50V4Z~D

0.1U_0603_50V4Z~D

2

Q18

Q18
2N7002W-7-F_SOT323-3~D

2N7002W-7-F_SOT323-3~D

S

S

G

G

FDS4435: P CHANNAL

1

C241

C241

0.1U_0402_16V4Z~D

0.1U_0402_16V4Z~D

2

+INV_PWR_SRC

Webcam PWR CTRL

13

D

D

CCD_OFF<37>

A A

2

G

G

S

S

Q133

Q133

2N7002W-7-F_SOT323-3~D

2N7002W-7-F_SOT323-3~D

1

2

C1027

C1027

0.1U_0402_25V4K~D

0.1U_0402_25V4K~D

USBP11-<24>

USBP11+<24>

USBP11-

L59

@L59

@

DLW21SN121SQ2L_4P~D

DLW21SN121SQ2L_4P~D

1

1

4

4

1 2

R457 0_0402_5%~DR457 0_0402_5%~D

1 2

R513 0_0402_5%~DR513 0_0402_5%~D

USBP11_D-

2

2

USBP11_D+USBP11+

3

3

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Compal Electronics, Inc.

Compal Electronics, Inc.

LVDS Conn

LVDS Conn

LVDS Conn

LA-4051P

LA-4051P

LA-4051P

1.0

1.0

19 63Thursday, June 05, 2008

19 63Thursday, June 05, 2008

19 63Thursday, June 05, 2008

1

1.0

of

of

of

http://hobi-elektronika.net

5

Title

Title

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD

4

PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

3

2

Title

Size Document Number Rev

Size Document Number Rev

Size Document Number Rev

Date: Sheet

Date: Sheet

Date: Sheet