Acer LA-3733P Schematics

Page 1
A
B
C
D
E
http://hobi-elektronika.net
1 1
2 2
Compal Confidential
6FKHPDWLFV'RFXPHQW
AMD Turion/Sempron + Nvidia MCP67-MV
2007-01-12
3 3
4 4
A
B
Rev:0.1
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS TH E PROPRIETARY PROPERTY OF COMPAL ELEC TRONICS, INC. AN D CONTAINS CONFIDEN TIAL AND TRADE SECRET INFORMATION. TH IS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF TH E COMPETENT DIVISION OF R &D DEPARTMENT EXCE PT AS AU THOR IZED BY COM PAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOU T PRIOR WRITTEN CON SENT OF COMPAL ELECTRONICS, INC.
2007/01/07 2008/01/12
C
Deciphered Date
D
Compal Electronics, Inc.
Title
Cover Sheet
Size Document Number Re v
Custom
LA-3733P
Date: Sheet
136Monday, March 05, 2007
of
E
0.1
Page 2
5
Compal confidential
Project Code: IBL80 File Name : LA-3733P
D D
4
http://hobi-elektronika.net
Thermal Sensor ADM1032ARM
page 4
AMD Turion/Sempron CPU
Socket S1 638P
3
page 4,5,6,7
HT LINK
200-800MHz
2
533/667/800
DDRII DDRII-SO-DIMM X2
page 08,09
Dual Channel
1
USB conn x1
CRT & TV-out
page 19
LCD Conn. 2CH LVDS
page 18
Nvidia MCP67-MV
836 BGA
USB 2.0 BUS
HD Audio
IDE BUS
SATA2.0 BUS
3.3V 24.576MHz/48Mhz
3.3V ATA-100
CDROM
C C
PCI-Express
port 1
Conn.
page 20
USB SUB/B
page 26page 26
HDA Codec
CX20549
page 22
S-ATA HDD
MINI Card
WLAN
page 20
B B
Power On/Off CKT / LID switch / Power OK CKT
DC/DC Interface CKT.
Power Circuit DC/DC
A A
page 28
page 29~36
LED
page 25
LAN(10/100)
RTL8201CL
page 21
RJ-45
page 21
page 25
RTC CKT.
page 16
MII
page 10,11,12,13,14,15,16,17
LPC BUS
ENE KB926
page 27
Touch Pad
page 25
EC I/O Buffer SPI ROM
page 26
Int.KBD
page 27
page 26
Conn.
page 20
Audio AMP
TI6017 CX20548
page 24
Phone Jack
page 24
AMOM
RJ-11
page 24
page 21
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
2007/01/07 2008/01/12
3
Compal Secret Data
Deciphered Date
Title
BLOCK DIAGRAM
Size Document Number Re v
Custom
LA-3733P
2
Date: Sheet of
236Monday, March 05, 2007
1
0.1
Page 3
5
Voltage Rails
Power Plane Description
D D
C C
VIN
B+
+CPU_CORE
+0.9V 0.9V switched power rail for DDR terminator
+1.5VS
+1.2VALW ON ON ON*
+1.2VS ON OFF OFF
+1.2V_HT
+1.8V 1.8V power rail for DDR
+1.8VS 1.8V switched power rail
+3VALW
+3VS
+5VALW
+5VS
Note : ON* means t hat this power plane is ON only with AC power available, otherwise it is OFF.
Adapter power supply (19V)
AC or battery power rail for power circuit.
Core voltage for CPU
1.5V switched power rail
1.2V always on power rail
1.2V switched power rail
1.2V switched power rail ON OFF OFF
2.5V switched power rail+2.5VS OFFON OFF
3.3V always on power rail
3.3V switched power rail
5V always on power rail
5V switched power rail
4
http://hobi-elektronika.net
S1 S3 S5
N/A N/A N/A
ON OFF
ON ON
ON OFFOFF
N/AN/AN/A
OFF
OFF
3
STATE
Full ON
S1(Power On Suspend)
S3 (Suspend to RAM)
S4 (Suspend to Disk)
S5 (Soft OFF)
SIGNAL
Board ID / SKU ID Table for AD channel
ON
ON
ON OFF
OFF
ON
ON
OFF
ON
ON
ON
ON OFF
OFF
ON+RTCVCC
ONRTC power
OFF
ON*
OFF
ON*
ON
Vcc 3.3V +/- 5%
100K +/- 5%Ra/Rc/Re
Board ID
Rb / Rd / Rf V min
0 1 2 3 4 5 6 7 NC
0
8.2K +/- 5% 18K +/- 5% 33K +/- 5% 56K +/- 5% 100K +/- 5% 200K +/- 5%
2
SLP_S1# SLP_S3#
HIGH HIGH HIGH
LOW
LOW
LOW LOW LOW
SLP_S5# +VALW +V +VS Clock
ONONON ON
ON
HIGHHIGH
ON
LOW
HIGH
LOWLOW
HIGH
AD_BID
0 V
0.216 V 0.250 V 0.289 V
0.436 V
0.712 V
1.036 V
1.453 V 1.650 V 1.759 V
1.935 V
2.500 V
ON
ON
OFF
ON
ON
OFF
V typ
AD_BID
0 V 0 V
0.503 V
0.819 V
1.185 V 1.264 V
2.200 V
3.300 V
ON
OFF
OFF
OFF
V
AD_BID
0.538 V
0.875 V
2.341 V
3.300 V
1
LOW
OFF
OFF
OFF
max
External PCI Devices
Devic e IDSE L# REQ#/GNT# Int errupts
B B
EC SM Bus1 address
Device
Smart Battery
Address Address
EC SM Bus2 address
Device
ADM1032
1001 100X b0001 011X b
BTO Option Table
BTO Item BOM Structure
45@DI P CAP & RTC
MCP67 SM Bus address
Device Address
DDR DIMM0
A A
DDR DIMM2
MINI CARD
5
1001 000Xb
1001 001Xb
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
2007/01/07 2008/01/12
3
Compal Secret Data
Deciphered Date
Title
TABLE OF CONTENTS
Size Document Number Re v
Custom
LA-3733P
2
Date: Sheet of
336Monday, March 05, 2007
1
0.1
Page 4
5
4
http://hobi-elektronika.net
3
2
1
PROCESSOR HYPERTRANSPORT INTERFACE
D D
H_CADIP1510 H_CADOP15 10 H_CADIN1510 H_CADIP1410 H_CADIN1410 H_CADIP1310 H_CADIN1310 H_CADIP1210 H_CADIN1210 H_CADIP1110 H_CADIN1110 H_CADIP1010 H_CADIN1010 H_CADIP910 H_CADIN910 H_CADIP810
C C
B B
H_CADIN810 H_CADIP710 H_CADIN710 H_CADIP610 H_CADIN610 H_CADIP510 H_CADIN510 H_CADIP410 H_CADIN410 H_CADIP310 H_CADIN310 H_CADIP210 H_CADIN210 H_CADIP110 H_CADIN110 H_CADIP010 H_CADIN010
+1.2V_HT
R2 51_0402_1%
1 2
R3 51_0402_1%
1 2
+1.2V_HT
1
C6
2
4.7U_0 805_10V4Z
H_CLKIP110 H_CLKIN110 H_CLKIP010 H_CLKIN010
H_CTLIP010 H_CTLIN010
4.7U_0 805_10V4Z
1
2
VLDT_Ax AND VLDT_Bx ARE CONNECTED TO THE LDT_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECT ED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE
+1.2V_HT
JP1A
D4
VLDT_A3
D3
VLDT_A2
D2
VLDT_A1
D1
VLDT_A0
N5
L0_CADIN_H15
P5
L0_CADIN_L15
M3
L0_CADIN_H14
M4
L0_CADIN_L14
L5
L0_CADIN_H13
M5
L0_CADIN_L13
K3
L0_CADIN_H12
K4
L0_CADIN_L12
H3
L0_CADIN_H11
H4
L0_CADIN_L11
G5
L0_CADIN_H10
H5
L0_CADIN_L10
F3
L0_CADIN_H9
F4
L0_CADIN_L9
E5
L0_CADIN_H8
F5
L0_CADIN_L8
N3
L0_CADIN_H7
N2
L0_CADIN_L7
L1
L0_CADIN_H6
M1
L0_CADIN_L6
L3
L0_CADIN_H5
L2
L0_CADIN_L5
J1
L0_CADIN_H4
K1
L0_CADIN_L4
G1
L0_CADIN_H3
H1
L0_CADIN_L3
G3
L0_CADIN_H2
G2
L0_CADIN_L2
E1
L0_CADIN_H1
F1
L0_CADIN_L1
E3
L0_CADIN_H0
E2
L0_CADIN_L0
J5
L0_CLKIN_H1
K5
L0_CLKIN_L1
J3
L0_CLKIN_H0
J2
L0_CLKIN_L0
P3
L0_CTLIN_H1
P4
L0_CTLIN_L1
N1
L0_CTLIN_H0
P1
L0_CTLIN_L0
FOX_PZ63823-284S-41F
0.22U_ 0402_10V4Z
1
C9
2
180P_0402_50V8J
1
2
C10
Athlon 64 S1 Processor Socket
L0_CADOUT_H15 L0_CADOUT_L15 L0_CADOUT_H14 L0_CADOUT_L14 L0_CADOUT_H13 L0_CADOUT_L13 L0_CADOUT_H12 L0_CADOUT_L12 L0_CADOUT_H11 L0_CADOUT_L11 L0_CADOUT_H10 L0_CADOUT_L10
L0_CADOUT_H9 L0_CADOUT_L9 L0_CADOUT_H8 L0_CADOUT_L8 L0_CADOUT_H7 L0_CADOUT_L7 L0_CADOUT_H6 L0_CADOUT_L6
bdf
bdf
bdf
bdf
L0_CADOUT_H5 L0_CADOUT_L5 L0_CADOUT_H4 L0_CADOUT_L4 L0_CADOUT_H3 L0_CADOUT_L3 L0_CADOUT_H2 L0_CADOUT_L2 L0_CADOUT_H1 L0_CADOUT_L1 L0_CADOUT_H0 L0_CADOUT_L0
IUU!Joufsg
IUU!Joufsg
L0_CLKOUT_H1
IUU!Joufsg
IUU!Joufsg
L0_CLKOUT_L1
L0_CLKOUT_H0
L0_CLKOUT_L0
L0_CTLOUT_H1 L0_CTLOUT_L1
L0_CTLOUT_H0 L0_CTLOUT_L0
180P_0402_50V8J
1
C11
2
C7
H_CADIP15
H_CADIP14 H_CADIN14 H_CADIP13 H_CADIN13 H_CADIP12 H_CADIN12 H_CADIP11 H_CADIN11 H_CADIP10 H_CADIN10 H_CADIP9 H_CADIN9 H_CADIP8 H_CADIN8 H_CADIP7 H_CADIN7 H_CADIP6 H_CADIN6 H_CADIP5 H_CADIN5 H_CADIP4 H_CADIN4 H_CADIP3 H_CADIN3 H_CADIP2 H_CADIN2 H_CADIP1 H_CADIN1 H_CADIP0 H_CADIN0
H_CLKIP1 H_CLKIN1 H_CLKIP0 H_CLKIN0
H_CTLIP1 H_CTLIN1
H_CTLIP0 H_CTLIN0
1
C8
2
0.22U_ 0402_10V4Z
C1
AE5
VLDT_B3 VLDT_B2 VLDT_B1 VLDT_B0
1 2
4.7U_0 805_10V4Z
AE4 AE3 AE2
H_CADOP15
T4
H_CADON15H_CADIN15
T3
H_CADOP14
V5
H_CADON14
U5
H_CADOP13
V4
H_CADON13
V3
H_CADOP12
Y5
H_CADON12
W5
H_CADOP11
AB5
H_CADON11
AA5
H_CADOP10
AB4
H_CADON10
AB3
H_CADOP9
AD5
H_CADON9
AC5
H_CADOP8
AD4
H_CADON8
AD3
H_CADOP7
T1
H_CADON7
R1
H_CADOP6
U2
H_CADON6
U3
H_CADOP5
V1
H_CADON5
U1
H_CADOP4
W2
H_CADON4
W3
H_CADOP3
AA2
H_CADON3
AA3
H_CADOP2
AB1
H_CADON2
AA1
H_CADOP1
AC2
H_CADON1
AC3
H_CADOP0
AD1
H_CADON0
AC1
H_CLKOP1
Y4
H_CLKON1
Y3
H_CLKOP0
Y1
H_CLKON0
W1
T5 R5
H_CTLOP0
R2
H_CTLON0
R3
LAYOUT: Place bypass cap on topside of board
NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECT LY TO DOWNSTREAM HT DEVICE, BUT CONNECTE D INTERNALLY TO OTHER HT POWER PINS PLACE CLOSE TO VLDT0 POWER PINS
H_CADON15 10 H_CADOP14 10 H_CADON14 10 H_CADOP13 10 H_CADON13 10 H_CADOP12 10 H_CADON12 10 H_CADOP11 10 H_CADON11 10 H_CADOP10 10 H_CADON10 10 H_CADOP9 10 H_CADON9 10 H_CADOP8 10 H_CADON8 10 H_CADOP7 10 H_CADON7 10 H_CADOP6 10 H_CADON6 10 H_CADOP5 10 H_CADON5 10 H_CADOP4 10 H_CADON4 10 H_CADOP3 10 H_CADON3 10 H_CADOP2 10 H_CADON2 10 H_CADOP1 10 H_CADON1 10 H_CADOP0 10 H_CADON0 10
H_CLKOP1 10 H_CLKON1 10 H_CLKOP0 10 H_CLKON0 10
H_CTLOP0 10 H_CTLON0 10
Thermal Sensor ADM1032ARMZ
C2
0.1U_0 402_16V4Z
H_THERMDA
H_THERMDC
+3VS
R1
1 2
10K_0402_5%
2
C3 2200P_0402_50V7K
1
H_THERMDA6
H_THERMDC6
PWM Fan Control circuit
+3VS
5
U2
1
THERM#
INB
2
INA
P
4
O
G
TC7SH00FU_SSOP5
3
3
FAN_PWM27
G
+3VS
THERM#
2
1
2
1
+5VS
2 1
6
S
4 5
U1
1
VDD
2
D+
3
D-
THERM#4GND
ADM1032ARMZ-2REEL_MSOP8
Address:100_1100
1
D1
RB751V_SOD323
2
D
Q1
SI3456BDV-T1-E3_TSOP6
CLOSE CPU, CPU_THERMDA&CPU_THERMDC PL ACE CLOSE TO PROCESSOR WITHIN 1" INCH
SMB_EC_CK2
8
SCLK
SMB_EC_DA2
7
SDATA
6
ALERT#
5
1
C5
0.1U_0 402_16V4Z
2
12
ZD1
@
RLZ5.1B_LL34
SMB_EC_DA2 SMB_EC_CK2
SMB_EC_DA227
SMB_EC_CK227
SP02000D000 S W-CONN ACES 85204-02001 2P P1.25 ACES_85204-02001_2P
C4
4.7U_0 805_10V4Z
FAN
JP2
1
1
2
2
3
G1
4
G2
ACES_85204-02001
CONN@
A1
A26
ZZZ1
A A
PCB
LA-3733P
DA600005I00
5
AF1
Athlon 64 S1g1
uPGA638
Top View
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
2007/01/07 2008/01/12
3
Compal Secret Data
Deciphered Date
Title
AMD CPU HT I/F
Size Document Number Re v
Custom
LA-3733P
2
Date: Sheet of
436Monday, March 05, 2007
1
0.1
Page 5
A
B
C
D
E
Processor DDR2 Memory Interface
VDD_VTT_SUS_CPU IS CONNECTED TO THE VDD _VTT_SUS P OWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE
+1.8V
4 4
12
R4
39.2_0402_1%~D
R5
12
39.2_0402_1%~D
DDR_CS3_DIMMA#8 DDR_CS2_DIMMA#8 DDR_CS1_DIMMA#8 DDR_CS0_DIMMA#8
DDR_CS3_DIMMB#9 DDR_CS2_DIMMB#9
PLACE THEM CLOSE TO CPU WITHIN 1"
3 3
2 2
DDR_CS1_DIMMB#9 DDR_CS0_DIMMB#9
DDR_CKE1_DIMMB9 DDR_CKE0_DIMMB9 DDR_CKE1_DIMMA8 DDR_CKE0_DIMMA8
DDR_A_MA[15..0]8
DDR_A_BS#28 DDR_A_BS#18 DDR_A_BS#08
DDR_A_RAS#8 DDR_A_CAS#8 DDR_A_WE#8
DDR_A_CLK2
DDR_A_CLK#2
DDR_A_CLK1
DDR_A_CLK#1
PLACE CLOSE TO PROCESSOR WITHIN 1.2 INC H
1K_0402_1%
1K_0402_1%
R6
R7
10:8:10:8:10
1
2
1
2
+1.8V
12
12
+0.9VREF_CPU
TP1PAD
M_ZN M_ZP
DDR_CS3_DIMMA# DDR_CS2_DIMMA# DDR_CS1_DIMMA# DDR_CS0_DIMMA#
DDR_CS3_DIMMB# DDR_CS2_DIMMB# DDR_CS1_DIMMB# DDR_CS0_DIMMB#
DDR_CKE1_DIMMB DDR_CKE0_DIMMB DDR_CKE1_DIMMA DDR_CKE0_DIMMA
DDR_A_MA15 DDR_A_MA14 DDR_A_MA13 DDR_A_MA12 DDR_A_MA11 DDR_A_MA10 DDR_A_MA9 DDR_A_MA8 DDR_A_MA7 DDR_A_MA6 DDR_A_MA5 DDR_A_MA4 DDR_A_MA3 DDR_A_MA2 DDR_A_MA1 DDR_A_MA0
DDR_A_BS#2 DDR_A_BS#1 DDR_A_BS#0
DDR_A_RAS# DDR_A_CAS# DDR_A_WE#
C12
1.5P_0402_50V8C
C14
1.5P_0402_50V8C
VTT_SENSE
JP1B
W17
M_VREF
Y10
VTT_SENSE
AE10
M_ZN
AF10
M_ZP
V19
MA0_CS_L3
J22
MA0_CS_L2
V22
MA0_CS_L1
T19
MA0_CS_L0
Y26
MB0_CS_L3
J24
MB0_CS_L2
W24
MB0_CS_L1
U23
MB0_CS_L0
H26
MB_CKE1
J23
MB_CKE0
J20
MA_CKE1
J21
MA_CKE0
K19
MA_ADD15
K20
MA_ADD14
V24
MA_ADD13
K24
MA_ADD12
L20
MA_ADD11
R19
MA_ADD10
L19
MA_ADD9
L22
MA_ADD8
L21
MA_ADD7
M19
MA_ADD6
M20
MA_ADD5
M24
MA_ADD4
M22
MA_ADD3
N22
MA_ADD2
N21
MA_ADD1
R21
MA_ADD0
K22
MA_BANK2
R20
MA_BANK1
T22
MA_BANK0
T20
MA_RAS_L
U20
MA_CAS_L
U21
MA_WE_L
FOX_PZ63823-284S-41F
Athlon 64 S1 Processor Socket
CPU_VREF_REF
MA0_CLK_H2 MA0_CLK_L2 MA0_CLK_H1 MA0_CLK_L1
MB0_CLK_H2 MB0_CLK_L2 MB0_CLK_H1 MB0_CLK_L1
!Dne0Dusm00Dml
!Dne0Dusm00Dml
!Dne0Dusm00Dml
!Dne0Dusm00Dml
EESJJ
EESJJ
EESJJ
EESJJ
C16
0.1U_0402_16V4Z
VTT1 VTT2 VTT3 VTT4 VTT5 VTT6 VTT7 VTT8 VTT9
MB0_ODT1 MB0_ODT0 MA0_ODT1 MA0_ODT0
MB_ADD15 MB_ADD14 MB_ADD13 MB_ADD12 MB_ADD11 MB_ADD10
MB_ADD9 MB_ADD8 MB_ADD7 MB_ADD6 MB_ADD5 MB_ADD4 MB_ADD3 MB_ADD2 MB_ADD1 MB_ADD0
MB_BANK2 MB_BANK1 MB_BANK0
MB_RAS_L MB_CAS_L
MB_WE_L
DDR_B_CLK2
DDR_B_CLK#2
DDR_B_CLK1
DDR_B_CLK#1
PLACE CLOSE TO PROCESSOR WITHIN 1.2 INC H
1
2
http://hobi-elektronika.net
+0.9V
D10 C10 B10 AD10 W10 AC10 AB10 AA10 A10
DDR_A_CLK2
Y16 AA16 E16 F16
AF18 AF17 A17 A18
W23 W26 V20 U19
J25 J26 W25 L23 L25 U25 L24 M26 L26 N23 N24 N25 N26 P24 P26 T24
K26 T26 U26
U24 V26 U22
1
C17
2
1000P_0402_50V7K
DDR_A_CLK#2 DDR_A_CLK1 DDR_A_CLK#1
DDR_B_CLK2 DDR_B_CLK#2 DDR_B_CLK1 DDR_B_CLK#1
DDR_B_ODT1 DDR_B_ODT0 DDR_A_ODT1 DDR_A_ODT0
DDR_B_MA15 DDR_B_MA14 DDR_B_MA13 DDR_B_MA12 DDR_B_MA11 DDR_B_MA10 DDR_B_MA9 DDR_B_MA8 DDR_B_MA7 DDR_B_MA6 DDR_B_MA5 DDR_B_MA4 DDR_B_MA3 DDR_B_MA2 DDR_B_MA1 DDR_B_MA0
DDR_B_BS#2 DDR_B_BS#1 DDR_B_BS#0
DDR_B_RAS# DDR_B_CAS# DDR_B_WE#
1
C13
1.5P_0402_50V8C
2
1
C15
1.5P_0402_50V8C
2
+0.9VREF_CPU
DDR_A_CLK2 8 DDR_A_CLK#2 8 DDR_A_CLK1 8 DDR_A_CLK#1 8
DDR_B_CLK2 9 DDR_B_CLK#2 9 DDR_B_CLK1 9 DDR_B_CLK#1 9
DDR_B_ODT1 9 DDR_B_ODT0 9 DDR_A_ODT1 8 DDR_A_ODT0 8
DDR_B_MA[15..0] 9
DDR_B_BS#2 9 DDR_B_BS#1 9 DDR_B_BS#0 9
DDR_B_RAS# 9 DDR_B_CAS# 9 DDR_B_WE# 9
DDR_B_D[63..0]9
To reverse SODIMM socket
DDR_B_DM[7..0]9 DDR_A_DM[7..0] 8
DDR_B_DQS79 DDR_B_DQS#79 DDR_B_DQS69 DDR_B_DQS#69 DDR_B_DQS59 DDR_B_DQS#59 DDR_B_DQS49 DDR_B_DQS#49 DDR_B_DQS39 DDR_B_DQS#39 DDR_B_DQS29 DDR_B_DQS#29 DDR_B_DQS19 DDR_B_DQS#19 DDR_B_DQS09 DDR_B_DQS#09
DDR_B_D63 DDR_B_D62 DDR_B_D61 DDR_B_D60 DDR_B_D59 DDR_B_D58 DDR_B_D57 DDR_B_D56 DDR_B_D55 DDR_B_D54 DDR_B_D53 DDR_B_D52 DDR_B_D51 DDR_B_D50 DDR_B_D49 DDR_B_D48 DDR_B_D47 DDR_B_D46 DDR_B_D45 DDR_B_D44 DDR_B_D43 DDR_B_D42 DDR_B_D41 DDR_B_D40 DDR_B_D39 DDR_B_D38 DDR_B_D37 DDR_B_D36 DDR_B_D35 DDR_B_D34 DDR_B_D33 DDR_B_D32 DDR_B_D31 DDR_B_D30 DDR_B_D29 DDR_B_D28 DDR_B_D27 DDR_B_D26 DDR_B_D25 DDR_B_D24 DDR_B_D23 DDR_B_D22 DDR_B_D21 DDR_B_D20 DDR_B_D19 DDR_B_D18 DDR_B_D17 DDR_B_D16 DDR_B_D15 DDR_B_D14 DDR_B_D13 DDR_B_D12 DDR_B_D11 DDR_B_D10 DDR_B_D9 DDR_B_D8 DDR_B_D7 DDR_B_D6 DDR_B_D5 DDR_B_D4 DDR_B_D3 DDR_B_D2 DDR_B_D1 DDR_B_D0
DDR_B_DM7 DDR_B_DM6 DDR_B_DM5 DDR_B_DM4 DDR_B_DM3 DDR_B_DM2 DDR_B_DM1 DDR_B_DM0
DDR_B_DQS7 DDR_B_DQS#7 DDR_B_DQS6 DDR_B_DQS#6 DDR_B_DQS5 DDR_B_DQS#5 DDR_B_DQS4 DDR_B_DQS#4 DDR_B_DQS3 DDR_B_DQS#3 DDR_B_DQS2 DDR_B_DQS#2 DDR_B_DQS1 DDR_B_DQS#1 DDR_B_DQS0 DDR_B_DQS#0
JP1C
AD11
MB_DATA63
AF11
MB_DATA62
AF14
MB_DATA61
AE14
MB_DATA60
Y11
MB_DATA59
AB11
MB_DATA58
AC12
MB_DATA57
AF13
MB_DATA56
AF15
MB_DATA55
AF16
MB_DATA54
AC18
MB_DATA53
AF19
MB_DATA52
AD14
MB_DATA51
AC14
MB_DATA50
AE18
MB_DATA49
AD18
MB_DATA48
AD20
MB_DATA47
AC20
MB_DATA46
AF23
MB_DATA45
AF24
MB_DATA44
AF20
MB_DATA43
AE20
MB_DATA42
AD22
MB_DATA41
AC22
MB_DATA40
AE25
MB_DATA39
AD26
MB_DATA38
AA25
MB_DATA37
AA26
MB_DATA36
AE24
MB_DATA35
AD24
MB_DATA34
AA23
MB_DATA33
AA24
MB_DATA32
G24
MB_DATA31
G23
MB_DATA30
D26
MB_DATA29
C26
MB_DATA28
G26
MB_DATA27
G25
MB_DATA26
E24
MB_DATA25
E23
MB_DATA24
C24
MB_DATA23
B24
MB_DATA22
C20
MB_DATA21
B20
MB_DATA20
C25
MB_DATA19
D24
MB_DATA18
A21
MB_DATA17
D20
MB_DATA16
D18
MB_DATA15
C18
MB_DATA14
D14
MB_DATA13
C14
MB_DATA12
A20
MB_DATA11
A19
MB_DATA10
A16
MB_DATA9
A15
MB_DATA8
A13
MB_DATA7
D12
MB_DATA6
E11
MB_DATA5
G11
MB_DATA4
B14
MB_DATA3
A14
MB_DATA2
A11
MB_DATA1
C11
MB_DATA0
AD12
MB_DM7
AC16
MB_DM6
AE22
MB_DM5
AB26
MB_DM4
E25
MB_DM3
A22
MB_DM2
B16
MB_DM1
A12
MB_DM0
AF12
MB_DQS_H7
AE12
MB_DQS_L7
AE16
MB_DQS_H6
AD16
MB_DQS_L6
AF21
MB_DQS_H5
AF22
MB_DQS_L5
AC25
MB_DQS_H4
AC26
MB_DQS_L4
F26
MB_DQS_H3
E26
MB_DQS_L3
A24
MB_DQS_H2
A23
MB_DQS_L2
D16
MB_DQS_H1
C16
MB_DQS_L1
C12
MB_DQS_H0
B12
MB_DQS_L0
FOX_PZ63823-284S-41F
ESJJ!Ebub
ESJJ!Ebub
ESJJ!Ebub
ESJJ!Ebub E
E
E
E
Athlon 64 S1 Processor Socket
MA_DATA63 MA_DATA62 MA_DATA61 MA_DATA60 MA_DATA59 MA_DATA58 MA_DATA57 MA_DATA56 MA_DATA55 MA_DATA54 MA_DATA53 MA_DATA52 MA_DATA51 MA_DATA50 MA_DATA49 MA_DATA48 MA_DATA47 MA_DATA46 MA_DATA45 MA_DATA44 MA_DATA43 MA_DATA42 MA_DATA41 MA_DATA40 MA_DATA39 MA_DATA38 MA_DATA37 MA_DATA36 MA_DATA35 MA_DATA34 MA_DATA33 MA_DATA32 MA_DATA31 MA_DATA30 MA_DATA29 MA_DATA28 MA_DATA27 MA_DATA26 MA_DATA25 MA_DATA24 MA_DATA23 MA_DATA22 MA_DATA21 MA_DATA20 MA_DATA19 MA_DATA18 MA_DATA17 MA_DATA16 MA_DATA15 MA_DATA14 MA_DATA13 MA_DATA12 MA_DATA11 MA_DATA10
MA_DATA9 MA_DATA8 MA_DATA7 MA_DATA6 MA_DATA5 MA_DATA4 MA_DATA3 MA_DATA2 MA_DATA1 MA_DATA0
MA_DM7 MA_DM6 MA_DM5 MA_DM4 MA_DM3 MA_DM2 MA_DM1 MA_DM0
MA_DQS_H7 MA_DQS_L7 MA_DQS_H6 MA_DQS_L6 MA_DQS_H5 MA_DQS_L5 MA_DQS_H4 MA_DQS_L4 MA_DQS_H3 MA_DQS_L3 MA_DQS_H2 MA_DQS_L2 MA_DQS_H1 MA_DQS_L1 MA_DQS_H0 MA_DQS_L0
AA12 AB12 AA14 AB14 W11 Y12 AD13 AB13 AD15 AB15 AB17 Y17 Y14 W14 W16 AD17 Y18 AD19 AD21 AB21 AB18 AA18 AA20 Y20 AA22 Y22 W21 W22 AA21 AB22 AB24 Y24 H22 H20 E22 E21 J19 H24 F22 F20 C23 B22 F18 E18 E20 D22 C19 G18 G17 C17 F14 E14 H17 E17 E15 H15 E13 C13 H12 H11 G14 H14 F12 G12
Y13 AB16 Y19 AC24 F24 E19 C15 E12
W12 W13 Y15 W15 AB19 AB20 AD23 AC23 G22 G21 C22 C21 G16 G15 G13 H13
DDR_A_D63 DDR_A_D62 DDR_A_D61 DDR_A_D60 DDR_A_D59 DDR_A_D58 DDR_A_D57 DDR_A_D56 DDR_A_D55 DDR_A_D54 DDR_A_D53 DDR_A_D52 DDR_A_D51 DDR_A_D50 DDR_A_D49 DDR_A_D48 DDR_A_D47 DDR_A_D46 DDR_A_D45 DDR_A_D44 DDR_A_D43 DDR_A_D42 DDR_A_D41 DDR_A_D40 DDR_A_D39 DDR_A_D38 DDR_A_D37 DDR_A_D36 DDR_A_D35 DDR_A_D34 DDR_A_D33 DDR_A_D32 DDR_A_D31 DDR_A_D30 DDR_A_D29 DDR_A_D28 DDR_A_D27 DDR_A_D26 DDR_A_D25 DDR_A_D24 DDR_A_D23 DDR_A_D22 DDR_A_D21 DDR_A_D20 DDR_A_D19 DDR_A_D18 DDR_A_D17 DDR_A_D16 DDR_A_D15 DDR_A_D14 DDR_A_D13 DDR_A_D12 DDR_A_D11 DDR_A_D10 DDR_A_D9 DDR_A_D8 DDR_A_D7 DDR_A_D6 DDR_A_D5 DDR_A_D4 DDR_A_D3 DDR_A_D2 DDR_A_D1 DDR_A_D0
DDR_A_DM7 DDR_A_DM6 DDR_A_DM5 DDR_A_DM4 DDR_A_DM3 DDR_A_DM2 DDR_A_DM1 DDR_A_DM0
DDR_A_DQS7 DDR_A_DQS#7 DDR_A_DQS6 DDR_A_DQS#6 DDR_A_DQS5 DDR_A_DQS#5 DDR_A_DQS4 DDR_A_DQS#4 DDR_A_DQS3 DDR_A_DQS#3 DDR_A_DQS2 DDR_A_DQS#2 DDR_A_DQS1 DDR_A_DQS#1 DDR_A_DQS0 DDR_A_DQS#0
DDR_A_D[63..0] 8
DDR_A_DQS7 8 DDR_A_DQS#7 8 DDR_A_DQS6 8 DDR_A_DQS#6 8 DDR_A_DQS5 8 DDR_A_DQS#5 8 DDR_A_DQS4 8 DDR_A_DQS#4 8 DDR_A_DQS3 8 DDR_A_DQS#3 8 DDR_A_DQS2 8 DDR_A_DQS#2 8 DDR_A_DQS1 8 DDR_A_DQS#1 8 DDR_A_DQS0 8 DDR_A_DQS#0 8
To normal SODIMM socket
VDD_VREF_SUS_C PU
1 1
A
LAYOUT:PLACE CLOSE TO C PU
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHOR IZED BY COMPAL E LECTRON ICS, IN C. NEI THER THI S SHEE T NOR THE I NFORMAT ION IT CO NTAINS
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
C
Compal Secret Data
2007/01/07 2008/01/12
Deciphered Date
D
Title
AMD CPU DDRII MEMORY I/ F
Size Doc ument Nu mber Re v
Custom
LA-3733P
Date: Sheet
E
of
536Monda y, March 05, 2007
0.1
Page 6
5
+2.5VS
1
C18
22U_0805_6.3V6M
2
D D
C C
HTCPU_PWRGD10
HTCPU_STO P#10
HTCPU_RST#10
1 2
FCM2012C-800_0805
L1
1
C19
2
4.7U_0805_10V4Z
+1.8V
12
R17 300_0402_5%
+1.8V
12
R20 300_0402_5%
+1.8V
12
R22 300_0402_5%
1
C20
2
0.22U_0603_16V7K
1 2
R19 0_0402_5%
1 2
R21 0_0402_5%
1 2
R23 0_0402_5%
4
http://hobi-elektronika.net
W=50mils
1
C21 3300P_0402_50V7K
2
CPU_SIC15 CPU_SID15
place them to CPU within 1"
CPU_ALL_PWROK
CPU_LDTSTOP#
CPU_HT_RESET#
+1.8V
+1.2V_HT
R10 300_0402_5%
1 2
R11 300_0402_5%
1 2
R12 0_0402_5%
1 2
R13 0_0402_5%
1 2
R14 44.2_0603_1%
1 2
R15 44.2_0603_1%
1 2
CPUCLK10
CPUCLK#10
3
ATHLON Control and Debug
LAYOUT: ROUTE VDDA TRACE APPR OX. 50 mils WIDE (USE 2x25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.
+2.5VS_VDDA
CPU_SIC_R CPU_SID_R
CPU_ HTREF1 CPU_ HTREF0 VID0
5:10
CPU_VCC_SENSE34 CPU_VSS_SENSE34
C22
1 2
12
3900P_0402_50V7K
R16
169_0402_1%
1 2
H_THERMDC4 H_THERMDA4
R24 300_0402_5% R25 1K_0402_5% R26 510_0402_5%
R27 300_0402_5% R28 510_0402_5% R29 300_0402_5% R30 300_0402_5%
C23
3900P_0402_50V7K
CPU_TEST26_BURNIN# CPU_PRESENT# CPU_TEST25_H_BYPASSCLK_H
CPU_TEST21_SCANEN CPU_TEST25_L_BYPASSCLK_L CPU_TEST19_PLLTEST0 CPU_TEST18_PLLTEST1
TP2PAD TP3PAD
CPU_ CLKIN_ SC_P CPU_CLKIN_SC_N
CPU_TEST25_H_BYPASSCLK_H CPU_TEST25_L_BYPASSCLK_L CPU_TEST19_PLLTEST0 CPU_TEST18_PLLTEST1
H_THERMDC H_THERMDA
10:10
1 2 1 2 1 2
1 2 1 2 1 2 1 2
CPU_HT_RESET# CPU_ALL_PWROK CPU_LDTSTOP#
CPU_VCC_SENSE CPU_VSS_SENSE
CPU_DB RDY
CPU_TMS CPU_TCK CPU_TRST# CPU_TDI
TP4 TP6 TP8 TP10 TP11
+1.8V
JP1D
F8
VDDA2
F9
VDDA1
B7
RESET_L
A7
PWROK
F10
LDTSTOP_L
AF4
SIC
AF5
SID
P6
HTREF1
R6
HTREF0
F6
VDD_FB_H
E6
VDD_FB_L
W9
VDDIO_FB_H
Y9
VDDIO_FB_L
A9
CLKIN_H
A8
CLKIN_L
G10
DBRDY
AA9
TMS
AC9
TCK
AD9
TRST_L
AF9
TDI
TEST25_HE9TEST29_H
E8
TEST25_L
G9
TEST19
H10
TEST18
AA7
TEST13
C2
TEST9
D7
TEST17
E7
TEST16
F7
TEST15
C7
TEST14
AC8
TEST12
C3
TEST7
AA6
TEST6
W7
THERMDC
W8
THERMDA
Y6
TEST3
AB6
TEST2
P20
RSVD0
P19
RSVD1
N20
RSVD2
N19
RSVD3
R26
RSVD4
R25
RSVD5
P22
RSVD6
R22
RSVD7
FOX_PZ63823-284S-41F
2
THERMTRIP_L
PROCHOT_L
CPU_PRESENT_L
TD
TD
TD
TD NJ
NJ
NJ
NJ
AMD NPT S1 SOCKET Processor Socket
DBREQ_L
TEST29_L
TEST24 TEST23 TEST22 TEST21 TEST20
TEST28_H
TEST28_L
TEST27 TEST26 TEST10
RSVD8 RSVD9
RSVD10 RSVD11
RSVD12 RSVD13 RSVD14
RSVD15 RSVD16 RSVD17 RSVD18 RSVD19 RSVD20
TEST8
AF6 AC7
A5
VID5
C6
VID4
A6
VID3
A4
VID2
C5
VID1
B5
VID0
AC6
A3
PSI_L
E10
AE9
TDO
C9 C8
AE7 AD7 AE8 AB8 AF7
J7 H8 AF8 AE6 K8 C4
H16 B18
B3 C1
H6 G6 D5
R24 W18 R23 AA8 H18 H19
R8 300_0402_5%
H_THERMTRIP_S# CPU_PROCHOT#_1.8
VID5 VID4 VID3 VID2 VID1
CPU_PRESENT#
PSI#
CPU_DBREQ#
CPU_TDO
CPU_TEST29_H_FBCLKOUT_P CPU_TEST29_L_FBCLKOUT_N
5:5:5
TP5 TP7 TP9
CPU_TEST21_SCANEN
TP12
CPU_TEST26_BURNIN#
+1.8V
12
PSI# 34
1 2
80.6_0402_1%
R18
12
R9 300_0402_5%
1
VID5 34 VID4 34 VID3 34 VID2 34 VID1 34 VID0 34
ROUTE AS 80 Ohm DIFFERENTIAL P AIR PLACE IT CLOSE TO CPU WI THIN 1"
HDT Connector
B B
CPU_DBREQ# CPU_DB RDY CPU_TCK
CPU_TDI CPU_TRST# CPU_TDO
NOTE: HDT TERMINATION IS REQUIRED FOR REV. Ax SILICON ON LY.
A A
+1.8V
JP3
2
1
4
3
6
5
8
7
10
9
12
11
14
13
16
15
18
17
20
19
22
21
2423 26
SAMTEC_ASP-68200-07
@
R35 220_0402_5%@
3V_LDT_RST# CPU_HT_RESET#
+3VALW+3VS
12
2
G
1 3
D
S
Q4
2N7002_SOT23@
PROCHOT#10
+1.8V +1.8V +3VALW +3VALW
12
@
Q2
3 1
MMBT3904_SOT23
1 2
R36 0_0402_5%
CPU_PROCHOT#_1.8
12
2
10K_0402_5%
R31 300_0402_5%
H_THERMTRIP_S# H_THERMTRIP#CPU_TMS
1 2
R39 0_0402_5%
R32 1K_0402_5%
@
R37
+1.8V +3VS
12
CPU_PH_G
B
2
Q5
E
3 1
C
MMBT3904_SOT23
12
R34 10K_0402_5%
@
12
12
2
3 1
R38
4.7K_0402_5%
R33
1K_0402_5%@
Q3 MMBT3904_SOT23
@
EC_THERM# 15,27
MAINPW ON 31,35
H_THERMTRIP# 10
Connect to MCP67
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHOR IZED BY COMPAL E LECTRON ICS, IN C. NEI THER THI S SHEE T NOR THE I NFORMAT ION IT CO NTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
Compal Secret Data
2007/01/07 2008/01/12
Deciphered Date
2
Title
AMD CPU CTRL & DEBUG
Size Doc ument Nu mber Re v
C
LA-3733P
Date: Sheet
1
of
636Monda y, March 05, 2007
0.1
Page 7
5
4
3
2
1
http://hobi-elektronika.net
D D
PROCESSOR POWER AND GROUND
JP1F
AA4
VSS1
AA11
VSS2
AA13
VSS3
AA15
VSS4
AA17
VSS5
AA19
VSS6
AB2
VSS7
AB7
VSS8
AB9
VSS9
AB23
VSS10
AB25
VSS11
AC11
VSS12
AC13
VSS13
AC15
VSS14
AC17
VSS15
AC19
VSS16
AC21
VSS17
AD6
VSS18
AD8
VSS19
AD25
VSS20
AE11
VSS21
AE13
VSS22
AE15
VSS23
AE17
VSS24
AE19
VSS25
AE21
VSS26
AE23
VSS27
B4
VSS28
B6
VSS29
B8
VSS30
B9
VSS31
B11
VSS32
B13
VSS33
B15
VSS34
B17
VSS35
B19
VSS36
B21
VSS37
B23
VSS38
B25
VSS39
D6
VSS40
D8
VSS41
D9
VSS42
D11
VSS43
D13
VSS44
D15
VSS45
D17
VSS46
D19
VSS47
D21
VSS48
D23
VSS49
D25
VSS50
E4
VSS51
F2
VSS52
F11
VSS53
F13
VSS54
F15
VSS55
F17
VSS56
F19
VSS57
F21
VSS58
F23
VSS59
F25
VSS60
H7
VSS61
H9
VSS62
H21
VSS63
H23
VSS64
J4
VSS65
FOX_PZ63823-284S-41F
fs
fs
fs
fs
VDDIO10 VDDIO11
Qpx
Qpx
Qpx
Qpx
VDDIO12 VDDIO13 VDDIO14 VDDIO15 VDDIO16 VDDIO17 VDDIO18 VDDIO19 VDDIO20 VDDIO21 VDDIO22 VDDIO23 VDDIO24 VDDIO25 VDDIO26 VDDIO27
VDD43 VDD44 VDD45 VDD46 VDD47 VDD48 VDD49 VDD50 VDD51 VDD52 VDD53 VDD54
VDDIO1 VDDIO2 VDDIO3 VDDIO4 VDDIO5 VDDIO6 VDDIO7 VDDIO8 VDDIO9
+CPU_CORE+CPU_CORE
V12 V14 W4 Y2 J15 K16 L15 M16 P16 T16 U15 V16
+1.8V
H25 J17 K18 K21 K23 K25 L17 M18 M21 M23 M25 N17 P18 P21 P23 P25 R17 T18 T21 T23 T25 U17 V18 V21 V23 V25 Y25
JP1E
AC4
VDD1
AD2
VDD2
G4
VDD3
H2
VDD4
J9
VDD5
J11
VDD6
J13
VDD7
K6
VDD8
K10
VDD9
K12
VDD10
K14
VDD11
L4
VDD12
L7
VDD13
L9
VDD14
L11
VDD15
L13
VDD16
M2
C C
B B
VDD17
M6
VDD18
M8
VDD19
M10
VDD20
N7
VDD21
N9
VDD22
N11
VDD23
P8
VDD24
P10
VDD25
R4
VDD26
R7
VDD27
R9
VDD28
R11
VDD29
T2
VDD30
T6
VDD31
T8
VDD32
T10
VDD33
T12
VDD34
T14
VDD35
U7
VDD36
U9
VDD37
U11
VDD38
U13
VDD39
V6
VDD40
V8
VDD41
V10
VDD42
FOX_PZ63823-284S-41F
Athlon 64 S1 Processor Socket
Athlon 64 S1 Processor Socket
voe
voe
voe
voe
Hsp
Hsp
Hsp
Hsp
VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 VSS76 VSS77 VSS78 VSS79 VSS80 VSS81 VSS82 VSS83 VSS84 VSS85 VSS86 VSS87 VSS88 VSS89 VSS90 VSS91 VSS92 VSS93 VSS94 VSS95 VSS96 VSS97 VSS98
VSS99 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110 VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129
J6 J8 J10 J12 J14 J16 J18 K2 K7 K9 K11 K13 K15 K17 L6 L8 L10 L12 L14 L16 L18 M7 M9 M11 M17 N4 N8 N10 N16 N18 P2 P7 P9 P11 P17 R8 R10 R16 R18 T7 T9 T11 T13 T15 T17 U4 U6 U8 U10 U12 U14 U16 U18 V2 V7 V9 V11 V13 V15 V17 W6 Y21 Y23 N6
+CPU_CORE
1
2
+CPU_CORE
1
2
C29 10U_0805_10V6M
+
C24 330U_4V_M
C30 10U_0805_10V6M
1
2
0125 Cost down $0.155
1
+
C25 330U_4V_M
2
C32 10U_0805_10V6M
1
1
2
2
C31 10U_0805_10V6M
1
+
C26 330U_4V_M
2
1
2
C33 10U_0805_10V6M
C34 10U_0805_10V6M
1
2
1
+
2
1
2
C35 10U_0805_10V6M
C27 330U_4V_M
CPU SOCKET S1 DECOUPLING
+CPU_CORE
1
2
22U_0805_6.3V
+CPU_CORE
1
2
0.22U_0603_10V7K
C36
0.22U_0603_10V7K
C45
22U_0805_6.3V
1
2
1
2
1
C38
C37
2
22U_0805_6.3V
180P_0402_50V8J
1
C46
C47
2
0.01U_0402_16V7K
22U_0805_6.3V
1
2
1
2
C39
22U_0805_6.3V
C48
22U_0805_6.3V
1
C40
2
1
C49
180P_0402_50V8J
2
22U_0805_6.3V
1
1
C41
2
22U_0805_6.3V
1
1
C43
C42
2
2
2
+1.8V
10U_0805_10V6M
1
C50
2
DECOUPLING BETWEEN PROCESSOR AND DIMMs PLACE CLOSE TO PROCESSOR AS POSSIBLE
+1.8V
1
C54
4.7U_0805_10V4Z
2
1
C61
0.22U_0402_10V4Z
2
+0.9V
1
C66
4.7U_0805_10V4Z
2
1
C55
4.7U_0805_10V4Z
2
1
C62
0.01U_0402_16V7K
2
1
C67
4.7U_0805_10V4Z
2
1
C56
4.7U_0805_10V4Z
2
1
C63
0.01U_0402_16V7K
2
1
C68
4.7U_0805_10V4Z
2
1
C57
4.7U_0805_10V4Z
2
1
2
1
C69
4.7U_0805_10V4Z
2
1
2
C64
180P_0402_50V8J
1
2
C58
0.22U_0402_10V4Z
1
C65
180P_0402_50V8J
2
C70
0.22U_0402_10V4Z
+CPU_CORE
C44
22U_0805_6.3V
1
C51
2
10U_0805_10V6M
1
C59
0.22U_0402_10V4Z
2
1
C71
0.22U_0402_10V4Z
2
1
+
C28 820U_E9_2.5V_M_R7
45@
2
0.22U_0402_10V4Z
1
C52
2
1
C53
0.22U_0402_10V4Z
2
1
C60
0.22U_0402_10V4Z
2
1
C72
0.22U_0402_10V4Z
2
1
C73
0.22U_0402_10V4Z
2
1
C76
1000P_0402_50V7K
2
Compal Secret Data
Deciphered Date
2
1
C77
1000P_0402_50V7K
2
1
1
2
A A
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHOR IZED BY COMPAL E LECTRON ICS, IN C. NEI THER THI S SHEE T NOR THE I NFORMAT ION IT CO NTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
C75
C74
1000P_0402_50V7K
1000P_0402_50V7K
2
2007/01/07 2008/01/12
1
C78
180P_0402_50V8J
2
1
C79
180P_0402_50V8J
2
Title
Size Doc ument Nu mber Re v
C
Date: Sheet
1
1
C80
180P_0402_50V8J
2
2
AMD CPU PW R & GND
LA-3733P
C81
180P_0402_50V8J
1
0.1
of
736Monda y, March 05, 2007
Page 8
5
http://hobi-elektronika.net
DDR_CKE0_DIMMA5
DDR_CS2_DIMMA#5 DDR_A_BS#25
DDR_A_BS#05 DDR_A_WE#5
DDR_A_CAS#5 DDR_CS1_DIMMA#5
DDR_A_ODT15
MEM_SMBD ATA9,15 MEM_SMBCLK9,15
DDR_A_D[0..63]
DDR _A_DM[0..7]
DDR _A_DQS[0..7]
DDR_A_MA[0..15]
DDR _A_DQS#[0..7]
DDR_A_D0 DDR_A_D1
DDR_A_DQS#0 DDR_A_DQS0
DDR_A_D2 DDR_A_D3
DDR_A_D8 DDR_A_D9
DDR_A_DQS#1 DDR_A_DQS1
DDR_A_D10 DDR_A_D11
DDR_A_D16 DDR_A_D17
DDR_A_DQS#2 DDR_A_DQS2
DDR_A_D18 DDR_A_D22 DDR_A_D19
DDR_A_D24 DDR_A_D25
DDR_A_DM3
DDR_A_D26 DDR_A_D27
DDR_CKE0_DIMMA
DDR_CS2_DIMMA# DDR_A_BS#2
DDR_A_MA12 DDR_A_MA9
DDR_A_MA5 DDR_A_MA3 DDR_A_MA1
DDR_A_MA10 DDR_A_BS#0 DDR_A_WE#
DDR_A_CAS# DDR_CS1_DIMMA#
DDR_A_ODT1
DDR_A_D32 DDR_A_D33
DDR_A_DQS#4 DDR_A_DQS4
DDR_A_D34 DDR_A_D35
DDR_A_D40 DDR_A_D41
DDR_A_DM5
DDR_A_D42 DDR_A_D43 DDR_A_D47
DDR_A_D48 DDR_A_D49 DDR_A_D53
DDR_A_DQS#6 DDR_A_DQS6
DDR_A_D50 DDR_A_D51 DDR_A_D55
DDR_A_D56 DDR_A_D57
DDR_A_DM7
DDR_A_D58 DDR_A_D59
MEM_SMBD ATA MEM_SMBCLK
+3VS
1
C111
0.1U_0402_16V4Z
2
5
JP4
1
VREF
3
VSS
5
DQ0
7
DQ1
9
VSS
11
DQS0#
13
DQS0
15
VSS
17
DQ2
19
DQ3
21
VSS
23
DQ8
25
DQ9
27
VSS
29
DQS1#
31
DQS1
33
VSS
35
DQ10
37
DQ11
39
VSS
41
VSS
43
DQ16
45
DQ17
47
VSS
49
DQS2#
51
DQS2
53
VSS
55
DQ18
57
DQ19
59
VSS
61
DQ24
63
DQ25
65
VSS
67
DM3
69
NC
71
VSS
73
DQ26
75
DQ27
77
VSS
79
CKE0
81
VDD
83
NC
85
BA2
87
VDD
89
A12
91
A9
93
A8
95
VDD
97
A5
99
A3
101
A1
103
VDD
105
A10/AP
107
BA0
109
WE#
111
VDD
113
CAS#
115
NC/S1#
117
VDD
119
NC/ODT1
121
VSS
123
DQ32
125
DQ33
127
VSS
129
DQS4#
131
DQS4
133
VSS
135
DQ34
137
DQ35
139
VSS
141
DQ40
143
DQ41
145
VSS
147
DM5
149
VSS
151
DQ42
153
DQ43
155
VSS
157
DQ48
159
DQ49
161
VSS
163
NC,TEST
165
VSS
167
DQS6#
169
DQS6
171
VSS
173
DQ50
175
DQ51
177
VSS
179
DQ56
181
DQ57
183
VSS
185
DM7
187
VSS
189
DQ58
191
DQ59
193
VSS
195
SDA
197
SCL
199
VDDSPD
FOX_AS0A 426-M2RN-7F
<BOM Structure>
DIMM1 REV H:4mm (BOT)
DDR_A_D[0..63]5
DDR_A_DM[0..7]5
DDR_A_DQS[0..7]5
DDR_A_MA[0..15]5
DDR_A_DQS#[0..7]5
D D
C C
B B
A A
DQS3#
NC/CKE1
NC/A15 NC/A14
NC/A13
DQS5#
DQS7#
4
2
VSS
4
DQ4
6
DQ5
8
VSS
10
DM0
12
VSS
14
DQ6
16
DQ7
18
VSS
20
DQ12
22
DQ13
24
VSS
26
DM1
28
VSS
30
CK0
32
CK0#
34
VSS
36
DQ14
38
DQ15
40
VSS
42
VSS
44
DQ20
46
DQ21
48
VSS
50
NC
52
DM2
54
VSS
56
DQ22
58
DQ23
60
VSS
62
DQ28
64
DQ29
66
VSS
68 70
DQS3
72
VSS
74
DQ30
76
DQ31
78
VSS
80 82
VDD
84 86 88
VDD
90
A11
92
A7
94
A6
96
VDD
98
A4
100
A2
102
A0
104
VDD
106
BA1
108
RAS#
110
S0#
112
VDD
114
ODT0
116 118
VDD
120
NC
122
VSS
124
DQ36
126
DQ37
128
VSS
130
DM4
132
VSS
134
DQ38
136
DQ39
138
VSS
140
DQ44
142
DQ45
144
VSS
146 148
DQS5
150
VSS
152
DQ46
154
DQ47
156
VSS
158
DQ52
160
DQ53
162
VSS
164
CK1
166
CK1#
168
VSS
170
DM6
172
VSS
174
DQ54
176
DQ55
178
VSS
180
DQ60
182
DQ61
184
VSS
186 188
DQS7
190
VSS
192
DQ62
194
DQ63
196
VSS
198
SAO
200
SA1
4
DDR_A_D4 DDR_A_D5
DDR_A_DM0
DDR_A_D6 DDR_A_D7
DDR_A_D12 DDR_A_D13
DDR_A_DM1
DDR_A_CLK1 DDR_A_CLK#1
DDR_A_D14 DDR_A_D15
DDR_A_D20 DDR_A_D21
DDR_A_DM2
DDR_A_D23
DDR_A_D28 DDR_A_D29
DDR_A_DQS#3 DDR_A_DQS3
DDR_A_D30 DDR_A_D31
DDR_CKE1_DIMMA
DDR_A_MA15 DDR_A_MA14
DDR_A_MA11 DDR_A_MA7 DDR_A_MA6DDR_A_MA8
DDR_A_MA4 DDR_A_MA2 DDR_A_MA0
DDR_A_BS#1 DDR_A_RAS# DDR_CS0_DIMMA#
DDR_A_ODT0 DDR_A_MA13
DDR_CS3_DIMMA#
DDR_A_D36 DDR_A_D37
DDR_A_DM4
DDR_A_D38 DDR_A_D39
DDR_A_D44 DDR_A_D45
DDR_A_DQS#5 DDR_A_DQS5
DDR_A_D46
DDR_A_D52
DDR_A_CLK2 DDR_A_CLK#2
DDR_A_DM6
DDR_A_D54
DDR_A_D60 DDR_A_D61
DDR_A_DQS#7 DDR_A_DQS7
DDR_A_D62 DDR_A_D63
R42 10K_0402_5%
1 2
R43 10K_0402_5%
1 2
DDR_A_CLK1 5 DDR_A_CLK#1 5
DDR_CKE1_DIMMA 5
DDR_A_BS#1 5 DDR_A_RAS# 5 DDR_CS0_DIMMA# 5
DDR_A_ODT0 5
DDR_CS3_DIMMA# 5
DDR_A_CLK2 5 DDR_A_CLK#2 5
3
+1.8V+DIMM_VREF+1.8V+1.8V
C83 0.1U_0402_16V4Z
C82 4.7U_0805_10V4Z
1
2
12
R40
1
1K_0402_1%
2
12
R41
1K_0402_1%
2
+1.8V
0.1U_0402_16V4Z
1
2
C84
+0.9V
+0.9V
0.1U_0402_16V4Z
1
2
C93
+1.8V
+0.9V
DDR_A_MA8 DDR_A_MA9 DDR_A_MA3 DDR_A_MA5
DDR_CKE0_DIMMA DDR_CS2_DIMMA# DDR_A_MA12 DDR_A_BS#2
DDR_A_BS#1 DDR_A_MA0
DDR_A_RAS#
DDR_CS0_DIMMA#
DDR_A_MA7 DDR_A_MA6 DDR_A_MA4 DDR_A_MA2
DDR_A_ODT0 DDR_A_MA13
DDR_CS3_DIMMA#
DDR_A_CAS#
DDR_CS1_DIMMA# DDR_A_ODT1
DDR_A_MA1 DDR_A_MA10 DDR_A_BS#0 DDR_A_WE#
DDR_A_MA15 DDR_A_MA14 DDR_CKE1_DIMMA DDR_A_MA11
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
RP1
18 27 36 45
47_0804_8P4R_5%
RP2
18 27 36 45
47_0804_8P4R_5%
RP3
45 36 27 18
47_0804_8P4R_5%
RP4
45 36 27 18
47_0804_8P4R_5%
RP5
45 36 27 18
47_0804_8P4R_5%
RP6
18 27 36 45
47_0804_8P4R_5%
RP7
18 27 36 45
47_0804_8P4R_5%
RP8
45 36 27 18
47_0804_8P4R_5%
2007/01/07 2008/01/12
Compal Secret Data
Deciphered D ate
220U_D2_4VM_R15
1
C101
+
2
2
Layout Note: Place one cap close to every 2 pullup resistors terminated to +0.9V
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C85
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C94
2.2U_0805_16V4Z
C102
1
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C86
Layout Note: Place one cap close to every 2 pullup resistors terminated to +0.9V
0.1U_0402_16V4Z
1
2
C95
2.2U_0805_16V4Z
C103
1
2
0.1U_0402_16V4Z
1
1
2
C87
1
2
C96
2.2U_0805_16V4Z
1
2
2
C88
C89
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
2
C98
C97
2.2U_0805_16V4Z
2.2U_0805_16V4Z
C104
C105
1
1
2
2
Title
DDR2 SO-DIMM I
Size Document Number Rev
Custom
LA-3733P
Date: Sheet
1
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
2
C90
C91
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
C99
0.1U_0402_16V4Z
C106
C107
1
1
2
2
C92
1
+
150U_D2_6.3VM
2
2
C100
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
C108
C109
1
2
1
C110
1
1
2
2
of
836Monday, March 05, 2007
0.1
Page 9
5
http://hobi-elektronika.net
DDR_B_D[0..63]5
DDR_B_DM[0..7]5
DDR_B_DQS[0..7]5
DDR_B_MA[0..15]5
DDR_B_DQS#[0..7]5
D D
C C
B B
A A
DDR_B_D[0..63]
DDR _B_DM[0..7]
DDR _B_DQS[0..7]
DDR_B_MA[0..15]
DDR _B_DQS#[0..7]
DDR_B_D0 DDR_B_D1
DDR_B_DQS#0 DDR_B_DQS0
DDR_B_D2 DDR_B_D3
DDR_B_D8 DDR_B_D9
DDR_B_DQS#1 DDR_B_DQS1
DDR_B_D10 DDR_B_D11
DDR_B_D16 DDR_B_D17
DDR_B_DQS#2 DDR_B_DQS2
DDR_B_D18 DDR_B_D22 DDR_B_D19
DDR_B_D24 DDR_B_D25
DDR_B_DM3
DDR_B_D26 DDR_B_D27
DDR_CKE0_DIMMB5
DDR_CS2_DIMMB#5 DDR_B_BS#25
DDR_B_BS#05 DDR_B_WE#5
DDR_B_CAS#5 DDR_CS1_DIMMB#5
DDR_B_ODT15
MEM_SMBD ATA8,15
MEM_SMBCLK8,15
DDR_CKE0_DIMMB
DDR_CS2_DIMMB# DDR_B_BS#2
DDR_B_MA12 DDR_B_MA9
DDR_B_MA5 DDR_B_MA3 DDR_B_MA1
DDR_B_MA10 DDR_B_BS#0 DDR_B_WE#
DDR_B_CAS# DDR_CS1_DIMMB#
DDR_B_ODT1
DDR_B_D32 DDR_B_D33
DDR_B_DQS#4 DDR_B_DQS4
DDR_B_D34 DDR_B_D35
DDR_B_D40 DDR_B_D41
DDR_B_DM5
DDR_B_D42 DDR_B_D43 DDR_B_D47
DDR_B_D48 DDR_B_D49 DDR_B_D53
DDR_B_DQS#6 DDR_B_DQS6
DDR_B_D50 DDR_B_D51 DDR_B_D55
DDR_B_D56 DDR_B_D57
DDR_B_DM7
DDR_B_D58 DDR_B_D59
MEM_SMBD ATA MEM_SMBCLK
+3VS
1
C139
0.1U_0402_16V4Z
2
5
JP5
1
VREF
3
VSS
5
DQ0
7
DQ1
9
VSS
11
DQS0#
13
DQS0
15
VSS
17
DQ2
19
DQ3
21
VSS
23
DQ8
25
DQ9
27
VSS
29
DQS1#
31
DQS1
33
VSS
35
DQ10
37
DQ11
39
VSS
41
VSS
43
DQ16
45
DQ17
47
VSS
49
DQS2#
51
DQS2
53
VSS
55
DQ18
57
DQ19
59
VSS
61
DQ24
63
DQ25
65
VSS
67
DM3
69
NC
71
VSS
73
DQ26
75
DQ27
77
VSS
79
CKE0
81
VDD
83
NC
85
BA2
87
VDD
89
A12
91
A9
93
A8
95
VDD
97
A5
99
A3
101
A1
103
VDD
105
A10/AP
107
BA0
109
WE#
111
VDD
113
CAS#
115
NC/S1#
117
VDD
119
NC/ODT1
121
VSS
123
DQ32
125
DQ33
127
VSS
129
DQS4#
131
DQS4
133
VSS
135
DQ34
137
DQ35
139
VSS
141
DQ40
143
DQ41
145
VSS
147
DM5
149
VSS
151
DQ42
153
DQ43
155
VSS
157
DQ48
159
DQ49
161
VSS
163
NC,TEST
165
VSS
167
DQS6#
169
DQS6
171
VSS
173
DQ50
175
DQ51
177
VSS
179
DQ56
181
DQ57
183
VSS
185
DM7
187
VSS
189
DQ58
191
DQ59
193
VSS
195
SDA
197
SCL
199
VDDSPD
FOX_AS0A 426-MARG-7F
Change PC B Footprint
DIMM0 REV H:8mm (BOT)
DQS3#
NC/CKE1
NC/A15 NC/A14
NC/A13
DQS5#
DQS7#
4
2
VSS
4
DQ4
6
DQ5
8
VSS
10
DM0
12
VSS
14
DQ6
16
DQ7
18
VSS
20
DQ12
22
DQ13
24
VSS
26
DM1
28
VSS
30
CK0
32
CK0#
34
VSS
36
DQ14
38
DQ15
40
VSS
42
VSS
44
DQ20
46
DQ21
48
VSS
50
NC
52
DM2
54
VSS
56
DQ22
58
DQ23
60
VSS
62
DQ28
64
DQ29
66
VSS
68 70
DQS3
72
VSS
74
DQ30
76
DQ31
78
VSS
80 82
VDD
84 86 88
VDD
90
A11
92
A7
94
A6
96
VDD
98
A4
100
A2
102
A0
104
VDD
106
BA1
108
RAS#
110
S0#
112
VDD
114
ODT0
116 118
VDD
120
NC
122
VSS
124
DQ36
126
DQ37
128
VSS
130
DM4
132
VSS
134
DQ38
136
DQ39
138
VSS
140
DQ44
142
DQ45
144
VSS
146 148
DQS5
150
VSS
152
DQ46
154
DQ47
156
VSS
158
DQ52
160
DQ53
162
VSS
164
CK1
166
CK1#
168
VSS
170
DM6
172
VSS
174
DQ54
176
DQ55
178
VSS
180
DQ60
182
DQ61
184
VSS
186 188
DQS7
190
VSS
192
DQ62
194
DQ63
196
VSS
198
SAO
200
SA1
4
DDR_B_D4 DDR_B_D5
DDR_B_DM0
DDR_B_D6 DDR_B_D7
DDR_B_D12 DDR_B_D13
DDR_B_DM1
DDR_B_CLK1 DDR_B_CLK#1
DDR_B_D14 DDR_B_D15
DDR_B_D20 DDR_B_D21
DDR_B_DM2
DDR_B_D23
DDR_B_D28 DDR_B_D29
DDR_B_DQS#3 DDR_B_DQS3
DDR_B_D30 DDR_B_D31
DDR_CKE1_DIMMB
DDR_B_MA15 DDR_B_MA14
DDR_B_MA11 DDR_B_MA7 DDR_B_MA6DDR_B_MA8
DDR_B_MA4 DDR_B_MA2 DDR_B_MA0
DDR_B_BS#1 DDR_B_RAS# DDR_CS0_DIMMB#
DDR_B_ODT0 DDR_B_MA13
DDR_CS3_DIMMB#
DDR_B_D36 DDR_B_D37
DDR_B_DM4
DDR_B_D38 DDR_B_D39
DDR_B_D44 DDR_B_D45
DDR_B_DQS#5 DDR_B_DQS5
DDR_B_D46
DDR_B_D52
DDR_B_CLK2 DDR_B_CLK#2
DDR_B_DM6
DDR_B_D54
DDR_B_D60 DDR_B_D61
DDR_B_DQS#7 DDR_B_DQS7
DDR_B_D62 DDR_B_D63
R44 10K_0402_5%
1 2
R45 10K_0402_5%
1 2
4.7U_0805_10V4Z
DDR_B_CLK1 5 DDR_B_CLK#1 5
DDR_CKE1_DIMMB 5
DDR_B_BS#1 5 DDR_B_RAS# 5 DDR_CS0_DIMMB# 5
DDR_B_ODT0 5
DDR_CS3_DIMMB# 5
DDR_B_CLK2 5 DDR_B_CLK#2 5
+3VS
3
+DIMM_VREF+1.8V+1.8V
0.1U_0402_16V4Z C113
C112
1
1
2
2
DDR_B_RAS# DDR_CS0_DIMMB# DDR_B_BS#1 DDR_B_MA0
DDR_B_MA2 DDR_B_MA4 DDR_B_MA6 DDR_B_MA7
DDR_CKE0_DIMMB DDR_CS2_DIMMB# DDR_B_BS#2 DDR_B_MA12
DDR_B_MA8 DDR_B_MA3 DDR_B_MA9 DDR_B_MA5
DDR_B_MA1 DDR_B_WE# DDR_B_BS#0 DDR_B_MA10
DDR_CS1_DIMMB# DDR_B_CAS# DDR_B_ODT1
DDR_CS3_DIMMB# DDR_B_MA13 DDR_B_ODT0
DDR_B_MA11 DDR_B_MA14 DDR_B_MA15 DDR_CKE1_DIMMB
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
+0.9V
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C114
+1.8V
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C122
+0.9V
RP9
47_0804_8P4R_5%
RP10
47_0804_8P4R_5%
RP11
47_0804_8P4R_5%
RP12
47_0804_8P4R_5%
RP13
47_0804_8P4R_5%
RP14
47_0804_8P4R_5%
RP15
47_0804_8P4R_5%
RP16
47_0804_8P4R_5%
2007/01/07 2008/01/12
1
2
C115
1
2
C123
45 36 27 18
45 36 27 18
18 27 36 45
18 27 36 45
18 27 36 45
18 27 36 45
45 36 27 18
45 36 27 18
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C116
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
2
C124
+0.9V
Compal Secret Data
1
2
C117
1
2
C125
Deciphered D ate
2
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
2
C119
C118
0.1U_0402_16V4Z
0.1U_0402_16V4Z
0.1U_0402_16V4Z
1
1
2
2
C127
C126
2
1
0.1U_0402_16V4Z
1
1
2
C120
1
2
C128
Layout Note: Place one cap close to every 2 pullup
2
resistors terminated to +0.9V
C121
0.1U_0402_16V4Z
Layout Note:
1
Place one cap close to every 2 pullup resistors terminated to +0.9V
2
C129
+1.8V
2.2U_0805_16V4Z
2.2U_0805_16V4Z
2.2U_0805_16V4Z
C130
C131
1
1
2
2
2.2U_0805_16V4Z
2.2U_0805_16V4Z
C132
C133
1
1
2
2
Title
DDR2 SO-DIMM II
Size Document Number Rev
Custom
LA-3733P
Date: Sheet
0.1U_0402_16V4Z
0.1U_0402_16V4Z
C134
C135
1
1
2
2
1
0.1U_0402_16V4Z
0.1U_0402_16V4Z
C138
C137
C136
1
1
1
2
2
2
of
936Monday, March 05, 2007
0.1
Page 10
5
4
http://hobi-elektronika.net
3
2
1
U3A
AF16
HT_MCP_RXD0_P
AG16
HT_MCP_RXD0_N
AH16
HT_MCP_RXD1_P
AJ16
HT_MCP_RXD1_N
AJ15
HT_MCP_RXD2_P
AK15
HT_MCP_RXD2_N
AK16
HT_MCP_RXD3_P
AL16
HT_MCP_RXD3_N
AG17
HT_MCP_RXD4_P
AF17
HT_MCP_RXD4_N
AL17
HT_MCP_RXD5_P
AK17
HT_MCP_RXD5_N
AL18
HT_MCP_RXD6_P
AK18
HT_MCP_RXD6_N
AJ19
HT_MCP_RXD7_P
AK19
HT_MCP_RXD7_N
AD14
HT_MCP_RXD8_P
AE14
HT_MCP_RXD8_N
AF14
HT_MCP_RXD9_P
AG14
HT_MCP_RXD9_N
AH14
HT_MCP_RXD10_P
AJ14
HT_MCP_RXD10_N
AL13
HT_MCP_RXD11_P
AK13
HT_MCP_RXD11_N
AC15
HT_MCP_RXD12_P
AD15
HT_MCP_RXD12_N
AD16
HT_MCP_RXD13_P
AE16
HT_MCP_RXD13_N
AE17
HT_MCP_RXD14_P
AD17
HT_MCP_RXD14_N
AB17
HT_MCP_RXD15_P
AC17
HT_MCP_RXD15_N
AJ17
HT_MCP_RX_CLK0_P
AH17
HT_MCP_RX_CLK0_N
AL14
HT_MCP_RX_CLK1_P
AK14
HT_MCP_RX_CLK1_N
AH19
HT_MCP_RXCTL0_P
AG19
HT_MCP_RXCTL0_N
AC18
HT_MCP_RXCTL1_P/RESERVED
AD18
HT_MCP_RXCTL1_N/RESERVED
AC13
THERMTRIP#/GPIO_58
AB13
PROCHOT#/GPIO_20
AB16
+3.3V_PLL_CPU
AB15
+1.2V_PLL_CPU_HT
AM12
HT_MCP_COMP_VDD
AL12
HT_MCP_COMP_GND
MCP67-MV_PBGA836
0.1U_0 402_16V4Z C141
C144
0.1U_0 402_16V4Z
H_CADOP0 H_CADON0 H_CADOP1 H_CADON1 H_CADOP2 H_CADON2 H_CADOP3 H_CADON3 H_CADOP4 H_CADON4 H_CADOP5 H_CADON5 H_CADOP6 H_CADON6 H_CADOP7 H_CADON7
H_CADOP8 H_CADON8 H_CADOP9 H_CADON9 H_CADOP10 H_CADON10 H_CADOP11 H_CADON11 H_CADOP12 H_CADON12 H_CADOP13 H_CADON13 H_CADOP14 H_CADON14 H_CADOP15 H_CADON15
H_CLKOP0 H_CLKON0 H_CLKOP1 H_CLKON1
H_CTLOP0 H_CTLON0
+1.2V_ PLL_CPU_HT
+1.2V_HT
1 2
R47 150_0402_1%
1 2
R48 150_0402_1%
H_CADOP04 H_CADON04 H_CADOP14
D D
C C
+3.3V_PLL
4.7U_0 805_10V4Z
B B
+1.2V_HT
L2
1 2
MBK1608121YZF_0603
10U_0805_10V4Z
H_CADON14 H_CADOP24 H_CADON24 H_CADOP34 H_CADON34 H_CADOP44 H_CADON44 H_CADOP54 H_CADON54 H_CADOP64 H_CADON64 H_CADOP74 H_CADON74
H_CADOP84 H_CADON84 H_CADOP94 H_CADON94 H_CADOP104 H_CADON104 H_CADOP114 H_CADON114 H_CADOP124 H_CADON124 H_CADOP134 H_CADON134 H_CADOP144 H_CADON144 H_CADOP154 H_CADON154
H_CLKOP04 H_CLKON04 H_CLKOP14 H_CLKON14
H_CTLOP04 H_CTLON04
H_THERMTRIP#6
PROCHOT#6
1
1
C140
2
2
1
1
C143
2
2
MCP67 PART 1 OF 8
HT
RESERVED/HT_MCP_TXCTL1_P RESERVED/HT_MCP_TXCTL1_N
HT_MCP_TXD0_P HT_MCP_TXD0_N HT_MCP_TXD1_P HT_MCP_TXD1_N HT_MCP_TXD2_P HT_MCP_TXD2_N HT_MCP_TXD3_P HT_MCP_TXD3_N HT_MCP_TXD4_P HT_MCP_TXD4_N HT_MCP_TXD5_P HT_MCP_TXD5_N HT_MCP_TXD6_P HT_MCP_TXD6_N HT_MCP_TXD7_P HT_MCP_TXD7_N
HT_MCP_TXD8_P HT_MCP_TXD8_N HT_MCP_TXD9_P
HT_MCP_TXD9_N HT_MCP_TXD10_P HT_MCP_TXD10_N HT_MCP_TXD11_P HT_MCP_TXD11_N HT_MCP_TXD12_P HT_MCP_TXD12_N HT_MCP_TXD13_P HT_MCP_TXD13_N HT_MCP_TXD14_P HT_MCP_TXD14_N HT_MCP_TXD15_P HT_MCP_TXD15_N
HT_MCP_TX_CLK0_P HT_MCP_TX_CLK0_N HT_MCP_TX_CLK1_P HT_MCP_TX_CLK1_N
HT_MCP_TXCTL0_P
HT_MCP_TXCTL0_N
HT_MCP_REQ#
HT_MCP_STOP#
HT_MCP_RST#
HT_MCP_PWRGD
CLKOUT_200MHZ_P CLKOUT_200MHZ_N
CLKOUT_25MHZ
CPU_SBVREF
CLK200_TERM_GND
H_CADIP0
AK27
H_CADIN0
AJ27
H_CADIP1
AK26
H_CADIN1
AL26
H_CADIP2
AK25
H_CADIN2
AL25
H_CADIP3
AL24
H_CADIN3
AK24
H_CADIP4
AK22
H_CADIN4
AL22
H_CADIP5
AK21
H_CADIN5
AL21
H_CADIP6
AH21
H_CADIN6
AJ21
H_CADIP7
AL20
H_CADIN7
AM20
H_CADIP8
AG27
H_CADIN8
AH27
H_CADIP9
AF25
H_CADIN9
AG25
H_CADIP10
AH25
H_CADIN10
AJ25
H_CADIP11
AE23
H_CADIN11
AF23
H_CADIP12
AD21
H_CADIN12
AE21
H_CADIP13
AF21
H_CADIN13
AG21
H_CADIP14
AC20
H_CADIN14
AD20
H_CADIP15
AE19
H_CADIN15
AF19
H_CLKIP0
AK23
H_CLKIN0
AJ23
H_CLKIP1
AG23
H_CLKIN1
AH23
H_CTLIP0
AK20
H_CTLIN0
AJ20 AD19 AC19
HTCPU_REQ#
AD23
HTCPU_STOP#
AB20
HTCPU_RST#
AC21
HTCPU_PWRGD
AD22
AL28 AM28
0208_change to page 12
AK28
AG28
CLK200_TERM_GND
AJ28
R49
2.37K_0402_1%
H_CADIP0 4 H_CADIN0 4 H_CADIP1 4 H_CADIN1 4 H_CADIP2 4 H_CADIN2 4 H_CADIP3 4 H_CADIN3 4 H_CADIP4 4 H_CADIN4 4 H_CADIP5 4 H_CADIN5 4 H_CADIP6 4 H_CADIN6 4 H_CADIP7 4 H_CADIN7 4
H_CADIP8 4 H_CADIN8 4 H_CADIP9 4 H_CADIN9 4 H_CADIP10 4 H_CADIN10 4 H_CADIP11 4 H_CADIN11 4 H_CADIP12 4 H_CADIN12 4 H_CADIP13 4 H_CADIN13 4 H_CADIP14 4 H_CADIN14 4 H_CADIP15 4 H_CADIN15 4
H_CLKIP0 4 H_CLKIN0 4 H_CLKIP1 4 H_CLKIN1 4
H_CTLIP0 4 H_CTLIN0 4
HTCPU_STOP# 6 HTCPU_RST# 6 HTCPU_PWRGD 6
CPUCLK 6 CPUCLK# 6
1
12
C142
0.1U_0 402_16V4Z
2
+3VS
12
+1.2V_HT
R46 22K_0402_5%
A A
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
2007/01/07 2008/01/12
3
Compal Secret Data
Deciphered Date
Title
MCP67 HT LINK
Size Document Number Re v
Custom
LA-3733P
2
Date: Sheet of
10 36Monday, March 05, 2007
1
0.1
Page 11
5
D D
C C
B B
L3
1 2
+1.2VS
MBK1608121YZF_0603
L4
1 2
+1.2VS
MBK1608121YZF_0603
A A
5
C150
4.7U_0 805_10V4Z
1
2
MINI_CLKREQ#20
C148
4.7U_0 805_10V4Z
1
2
1
C151
0.1U_0 402_16V4Z
2
4.7U_0 805_10V4Z
4
http://hobi-elektronika.net
U3B
F23
PE0_RX0_P
G23
PE0_RX0_N
F24
PE0_RX1_P
F25
PE0_RX1_N
D25
PE0_RX2_P
D26
PE0_RX2_N
C28
PE0_RX3_P
D28
PE0_RX3_N
C29
PE0_RX4_P
C30
PE0_RX4_N
D29
PE0_RX5_P
D30
PE0_RX5_N
F26
PE0_RX6_P
F27
PE0_RX6_N
F28
PE0_RX7_P
F29
PE0_RX7_N
H23
PE0_RX8_P
H24
PE0_RX8_N
H25
PE0_RX9_P
H26
PE0_RX9_N
H27
PE0_RX10_P
H28
PE0_RX10_N
K24
PE0_RX11_P
K25
PE0_RX11_N
K27
PE0_RX12_P
K26
PE0_RX12_N
K28
PE0_RX13_P
K29
PE0_RX13_N
J31
PE0_RX14_P
J30
PE0_RX14_N
K31
PE0_RX15_P
K30
PE0_RX15_N
PE_CLK_COMP
12
R53
2.37K_0402_1%
H17
PE_WAKE#/GPIO_21
U31
PE0_PRSNTX1#/DDC_CLK1
U30
PE0_PRSNTX4#/DDC_DATA1
U29
PE0_PRSNTX8#/EXP_EN
U28
PE0_PRSNTX16#
L29
PE1_RX_P
L30
PE1_RX_N
W27
PEA_CLKREQ#
W28
PEA_PRSNT#
M26
PE2_RX_P
M27
PE2_RX_N
U26
PEB_CLKREQ#
U27
PEB_PRSNT#
N23
PE3_RX_P
N22
PE3_RX_N
U25
PEC_CLKREQ#
U24
PEC_PRSNT#
N30
PE4_RX_P
N31
PE4_RX_N
R22
PED_CLKREQ#/GPIO_16
U23
PED_PRSNT#
P31
PE5_RX_P
P30
PE5_RX_N
T22
PEE_CLKREQ#/GPIO_17
V31
PEE_PRSNT#
P26
PE6_RX_P
P27
PE6_RX_N
U22
PEF_CLKREQ#/GPIO_18
V30
PEF_PRSNT#
U19
+1.2V_PLL_PE_SS1
U20
+1.2V_PLL_PE_SS2
R20
+1.2V_PLL_PE1
R19
+1.2V_PLL_PE2
P19
+3.3V_PLL_PE_SS1
P20
+3.3V_PLL_PE_SS2
V24
PE_CLK_COMP
MCP67-MV_PBGA836
PCIE_WAKE#20
PCIE_RXP120 PCIE_RXN120
0209_new card doesn't use
C149
0.1U_0 402_16V4Z
1
2
+3.3V_PLL
1
C152
2
+1.2V_PLL_PE_SS1
+1.2V_PLL_PE1
1
C153
0.1U_0 402_16V4Z
2
Security Classification
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
MVP67 PART 2 OF 8
Issued Date
3
D24
PE0_TX0_P
C24
PE0_TX0_N
A24
PE0_TX1_P
B24
PE0_TX1_N
B25
PE0_TX2_P
C25
PE0_TX2_N
B26
PE0_TX3_P
C26
PE0_TX3_N
C27
PE0_TX4_P
D27
PE0_TX4_N
A28
PE0_TX5_P
B28
PE0_TX5_N
A29
PE0_TX6_P
B29
PE0_TX6_N
A30
PE0_TX7_P
B30
PE0_TX7_N
B31
PE0_TX8_P
B32
PE0_TX8_N
C31
PE0_TX9_P
C32
PE0_TX9_N
D31
PE0_TX10_P
D32
PE0_TX10_N
E31
PE0_TX11_P
PCIE GFX I/F
PE0_TX11_N PE0_TX12_P PE0_TX12_N PE0_TX13_P PE0_TX13_N PE0_TX14_P PE0_TX14_N PE0_TX15_P PE0_TX15_N
PE0_REFCLK_P PE0_REFCLK_N
PE1_TX_P
PE1_TX_N PE1_REFCLK_P PE1_REFCLK_N
PE2_TX_P
PE2_TX_N PE2_REFCLK_P PE2_REFCLK_N
PE3_TX_P
PE3_TX_N PE3_REFCLK_P PE3_REFCLK_N
PE4_TX_P
PE4_TX_N PE4_REFCLK_P PE4_REFCLK_N
PE5_TX_P
PE5_TX_N PE5_REFCLK_P PE5_REFCLK_N
PE6_TX_P
PE6_TX_N PE6_REFCLK_P PE6_REFCLK_N
PEX_RST#
PEX_RST1#
E30 F31 F30 G29 G30 H29 H30 H32 H31
R29 R30
M28 M29 T32 T31
M24 M25 T29 T30
M22 M23 T27 T28
M30 M31 T25 T26
P29 P28 T23 T24
P24 P25 P23 R23
W30
W29
PCIE_TXP1_R PCIE_TXN1_R
2007/01/07 2008/01/12
3
C145 0.1U_0402_16V7K C146 0.1U_0402_16V7K
R52 0_0402_5%
1 2
Compal Secret Data
Deciphered Date
1 2 1 2
HT_VLD15,26
PE_RST0#
PCIE_RST1#
2
PCIE_TXP1 20
PCIE_TXN1 20 CLK_PCIE_MCARD 20 CLK_P CIE_MCARD# 20
1
MINI CARD
01/24
+3VALW
HT_VLD
PE_RST0#
2
2
1
R51 0_0402_5%
1 2
PCIE_RST1# 20
FOR MINI CARD
Title
Size Document Number Re v
Custom
Date: Sheet of
5
U4
P
B
4
Y
A
G
NC7SZ0 8P5X_NL_SC70-5
3
@
MCP67 PCIE LINK
LA-3733P
1
C147
0.1U_0 402_16V4Z
2
PCIE_RST#
PCIE_RST# 20
FOR LAN, IDE
1
11 36Monday, March 05, 2007
0.1
Page 12
5
01/24
1
C156
2
+3.3V_PLL
4.7U_0 805_10V4Z
L7 MBK1608121YZF_0603
1
1
C170
2
2
0.1U_0 402_16V4Z
5
12
L5 MBK1608121YZF_0603
C157
1
0.1U_0 402_16V4Z
2
+3VS
C171
1U_0402_6.3V4Z
C161
1
2
1 2
L8
4.7U_0 805_10V4Z
01/24
+3VALW
C162
1
0.1U_0 402_16V4Z
2
MBK1608121YZF_0603
C172
1
2
+3VS
C177
4.7U_0 805_10V4Z
D D
4.7U_0 805_10V4Z
C C
+1.8VS
C169
0.1U_0 402_16V4Z
12
1
2
B B
A A
4
MII_RXD021 MII_RXD121 MII_RXD221 MII_RXD321 MII_RXCLK21 MII_RXDV21
MII_RXER21 MII_COL21 MII_CRS21
R58 10K_0402_5%
12
R60 49.9_0402_1%
1 2
1 2
R61 49.9_0402_1%
R63 124_0402_1%
1 2
1 2
C159 0.01U_0402_16V7K
1 2
R64 124_0402_1%
1 2
C160 0.01U_0402_16V7K
Y1
1 2
27MHZ_20P_7A27000010
1
C165 18P_0402_50V8J
2
ENABLT18
R72 22K_0402_5% R73 6.2K_0402_5%
R74 10K_0402_5%
+3VS
0125 checklist
1
C178
2
0.1U_0 402_16V4Z
4
R67 0_0402_5%@
1 2 1 2
1 2
C174
1
0.1U_0 402_16V4Z
2
1K_0402_1%
INV_PWM18,27
ENAVDD18
1
C173
0.1U_0 402_16V4Z
2
1
2
Issued Date
3
MCP67 PART 3 OF 8
LAN
DACS
+3.3V_DUAL_RMGT
+1.2V_DUAL_RMGT
RGMII_TXD 0/MII_TXD 0 RGMII_TXD 1/MII_TXD 1 RGMII_TXD 2/MII_TXD 2 RGMII_TXD 3/MII_TXD 3
RGMII_TXCLK/MII_TXCLK
RGMII_TXC TL/MII_TXE N
RGMII/MII_PWRDWN#/GPIO_37
RGB_DAC_GREEN
RGB_DAC_HSYNC RGB_DAC_VSYNC
FLAT PANEL
2007/01/07 2008/01/12
3
RGMII/MII_ MDC
RGMII/MII_ MDIO
BUF_25MHZ
MII_RESET#
MII_VREF
RGB_DAC_RED
RGB_DAC_BLUE
DDC_CLK0
DDC_DATA0
+3.3V_RGB_DAC
+3.3V_TV_DAC
TV_DAC_RED
TV_DAC_GREEN
TV_DAC_BLUE
IFPA_TXC_P
IFPA_TXC_N
IFPA_TXD0_P IFPA_TXD0_N IFPA_TXD1_P IFPA_TXD1_N IFPA_TXD2_P IFPA_TXD2_N IFPA_TXD3_P IFPA_TXD3_N
IFPB_TXC_P
IFPB_TXC_N
IFPB_TXD4_P IFPB_TXD4_N IFPB_TXD5_P IFPB_TXD5_N IFPB_TXD6_P IFPB_TXD6_N IFPB_TXD7_P IFPB_TXD7_N
DDC_CLK2
DDC_DATA2
DDC_CLK3
DDC_DATA3
IFPAB_RSET
IFPAB_VPROBE
L14
N18
J19 K19 L19 L18 H19 K18
K20 L20
D17
0208_change from page 10
G17
C18 H20
B21 C21 B22
G21 H21
G8 H8
E21
F21
C23 C22 D23
AE30 AE31
AC30 AC29 AC27 AC28 AD30 AD29 AD31 AD32
AJ31 AJ32
AE28 AE29 AF30 AF31 AG30 AG29 AH31 AH30
L21 J22
L22 K22
AB31 AB30
0.01U_0402_16V7K
Compal Secret Data
Deciphered Date
0130_same name
C163
0.1U_0 402_16V4Z
1
2
TV_CRMA TV_LUMA TV_COM PS
LVDSAC+ LVDSAC-
LVDSA0+ LVDSA0­LVDSA1+ LVDSA1­LVDSA2+ LVDSA2-
LVDSBC+ LVDSBC-
LVDSB0+
LVDSB0-
LVDSB1+
LVDSB1-
LVDSB2+
LVDSB2-
LCD_CLK LCD_DAT
DDC_DATA3
IFPAB_RSET IFPAB_PROBE
C176
http://hobi-elektronika.net
U3C
1
2
1 2
+1.8V_IFP_MCP
+3.3V_P LL_IFPP
R78
@
MII_RXD0 MII_RXD1 MII_RXD2 MII_RXD3 MII_RXCLK MII_RXDV
MII_RXER MII_COL MII_CR S
MII_COMP_3P3V
RGB_DAC_RSET RGB_DAC_VREF
TV_DAC_RSET TV_DAC_VREF
NB_XTALIN NB_XTALOUT
C166 18P_0402_50V8J
MII_COMP _GND
HDMI_RSET
12
B20
RGMII_RXD0/MII_RXD0
C20
RGMII_RXD1/MII_RXD1
E19
RGMII_RXD2/MII_RXD2
F19
RGMII_RXD3/MII_RXD3
G19
RGMII_RXC/MII_RXCLK
J20
RGMII_RXCTL/MII_RXDV
C19
MII_RXER/GPIO_36
J18
MII_COL/MI2C_DATA
D19
MII_CRS/MI2C_CLK
B18
RGMII/MII_ INTR/GPIO3 5
N13
+3.3V_PLL_MAC_DUAL
B17
MII_COMP_3P3V
C17
MII_COMP_GND
K21
RGB_DAC_RSET
D21
RGB_DAC_VREF
E23
TV_DAC_RSET
H22
TV_DAC_VREF
N15
+3.3V_PLL_DISP
E17
TV_XTA LIN
F17
TV_XTA LOUT
U11
GPIO_6/FERR//SYS_SERR/IGPU_GPIO_6*
T11
GPIO_7/NFERR//SYS_PERR/IGPU_GPIO_7*
AD24
LCD_BKL_CTL
AE25
LCD_BKL_ON
AE27
LCD_PANEL_PWR
AL29
HDMI_TXC_P
AM29
HDMI_TXC_N
AK29
HDMI_TXD0_P
AJ29
HDMI_TXD0_N
AM30
HDMI_TXD1_P
AL30
HDMI_TXD1_N
AK30
HDMI_TXD2_P
AJ30
HDMI_TXD2_N
AE26
HPLUG_DET3
AL32
HPLUG_DET2
AD25
HDCP_ROM_SCLK
AC26
HDCP_ROM_SDATA
AC24
+1.8V_IFPA
AC25
+1.8V_IFPB
AC23
+3.3V_IFPAB_HVDD
AC22
+3.3V_HDMI_PLL_HVDD
AH29
+3.3V_HDMI
AK31
HDMI_RSET
AK32
HDMI_VPROBE
1
MCP67-MV_PBGA836
C175
@
0.1U_0 402_16V4Z
2
Security Classification
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
R54 0_0603_5%
R55 0_0603_5%
MII_TXD0 MII_TXD1 MII_TXD2 MII_TXD3 MII_TXCLK_R
MII_MDC MII_MDIO
MII_PW RDWN
MII_RESET#
1
@
2
2
1 2
1 2
1 2
R5622_0402_5%
1 2
R33422_0402_5%
CRT_R 19 CRT_G 19 CRT_B 19
CRT_HSYNC 19 CRT_VSYNC 19
3VDDCCL 19 3VDDCDA 19
C164
4.7U_0 805_10V4Z
1
2
R77 10K_0402_5%
2
LVDSAC+ 18 LVDSAC- 18
LVDSA0+ 18 LVDSA0- 18 LVDSA1+ 18
LVDSA1- 18 LVDSA2+ 18
LVDSA2- 18
LVDSBC+ 18 LVDSBC- 18
LVDSB0+ 18 LVDSB0- 18 LVDSB1+ 18 LVDSB1- 18 LVDSB2+ 18 LVDSB2- 18
LCD_CLK 18 LCD_DATA 18
1 2
12
R79
@
1K_0402_1%
1
2
TV_CRMA 19
TV_LUMA 19
TV_COMPS 19
01/24
+3VALW
01/24
+1.2VALW+3VALW
C155
1
MII_TXD0 21 MII_TXD1 21 MII_TXD2 21
2
0.1U_0 402_16V4Z
MII_TXD3 21 MII_TXCLK 21 MII_TXEN 21
MII_MDC 21 MII_MDIO 21
MII_PW RDWN# 21
MII_RESET# 21
C158
1
0.1U_0 402_16V4Z
2
C167
0.1U_0 402_16V4Z
C168
1
4.7U_0 805_10V4Z
2
+3VS
Title
Size Document Number Re v
Custom
Date: Sheet of
C154
1
0.1U_0 402_16V4Z
2
01/24
+3VALW
12
R59
1.47K_0402_1%
12
R62
1.47K_0402_1%
L6
1 2
MBK2012121YZF_0805
CRT_R
R65 150_0402_1%
CRT_G
CRT_B
TV_CRMA
TV_LUMA
TV_COM PS
LCD_CLK
LCD_DAT
1 2
R66 150_0402_1%
1 2
R68 150_0402_1%
1 2
R69
1 2
R70
1 2
R71
1 2
CLOSE to CHIP
MCP67 LAN/ CRT/ LVDS
LA-3733P
1
MII_MDIO
+3VS
1
1 2
R57 1. 5K_0402_5%
150_0402_1%
150_0402_1%
150_0402_1%
+3VS
R752.7K_0402_5%
12
R762.7K_0402_5%
12
12 36Monday, March 05, 2007
01/24
+3VALW
0.1
Page 13
5
p
4
3
2
1
RP17
PCI_REQ#0
1 8
+3VS
D D
+3VS
+3VS
+3VS
C C
+3VS
B B
PCI_REQ#1
2 7
PCI_REQ#2
3 6
PCI_REQ#3
4 5
8.2K_1206_8P4R_5%
RP18
PCI_PIRQG#
1 8
PCI_PIRQH#
2 7
PCI_PIRQE#
3 6
PCI_PIRQF#
4 5
8.2K_1206_8P4R_5%
RP20
PCI_SERR#
1 8
PCI_STOP#
2 7
PCI_FRAME#
3 6
PCI_TRDY#
4 5
8.2K_1206_8P4R_5%
RP21
PCI_DEVSEL#
1 8
PCI_PERR#
2 7
PCI_I RDY#
3 6 4 5
8.2K_1206_8P4R_5%
R332 8.2K_0402_5%
1 2
R333 8.2K_0402_5%
1 2
PCI_REQ#4
CLKRUN#
LPC_DRQ#0
SIRQ
SIRQ27
CLKRUN#
IDE_IRQ20
IDE_IOR#20
IDE_D[15..0]
IDE_IOR#
1 2
R92 33_0402_5% R93 15K _0402_5%
9/21 Add 33ohm for ID E_IOR#
IDE_D[15..0]20
IDE_DREQ20
IDE_IORDY20
PCI_REQ#0 PCI_REQ#1 PCI_REQ#2 PCI_REQ#3 PCI_REQ#4
PCI_AD0 PCI_AD1 PCI_AD2 PCI_AD3 PCI_AD4 PCI_AD5 PCI_AD6 PCI_AD7 PCI_AD8
PCI_AD9 PCI_AD10 PCI_AD11 PCI_AD12 PCI_AD13 PCI_AD14 PCI_AD15 PCI_AD16 PCI_AD17 PCI_AD18 PCI_AD19 PCI_AD20 PCI_AD21 PCI_AD22 PCI_AD23 PCI_AD24 PCI_AD25 PCI_AD26 PCI_AD27 PCI_AD28 PCI_AD29 PCI_AD30 PCI_AD31
PCI_PIRQE# PCI_PIRQF# PCI_PIRQG# PCI_PIRQH#
PCI_TRDY#
IDE_D0 IDE_D1 IDE_D2 IDE_D3 IDE_D4 IDE_D5 IDE_D6 IDE_D7 IDE_D8
IDE_D9 IDE_D10 IDE_D11 IDE_D12 IDE_D13 IDE_D14 IDE_D15
IDE_DREQ IDE_IRQ IDE_I ORDY
12
U3D
E10
PCI_REQ0#
G10
PCI_REQ1#
J10
PCI_REQ2#/GPIO_40/RS232_DSR#
M11
PCI_REQ3#/GPIO_38/RS232_CTS#
E8
PCI_REQ4#/GPIO_52/RS232_SIN#
D10
PCI_AD0
B10
PCI_AD1
C10
PCI_AD2
L12
PCI_AD3
K11
PCI_AD4
J11
PCI_AD5
D11
PCI_AD6
C11
PCI_AD7
J12
PCI_AD8
H12
PCI_AD9
G12
PCI_AD10
F12
PCI_AD11
E12
PCI_AD12
D12
PCI_AD13
C12
PCI_AD14
B12
PCI_AD15
G14
PCI_AD16
E14
PCI_AD17
D14
PCI_AD18
J15
PCI_AD19
C14
PCI_AD20
D15
PCI_AD21
K15
PCI_AD22
C15
PCI_AD23
L16
PCI_AD24
G16
PCI_AD25
J16
PCI_AD26
E16
PCI_AD27
H16
PCI_AD28
D16
PCI_AD29
F16
PCI_AD30
A16
PCI_AD31
L17
PCI_INTW#
J17
PCI_INTX#
B16
PCI_INTY#
K17
PCI_INTZ#
K14
PCI_TRDY#
C6
LPC_DRQ1#/GPIO19/FANRPM1
B6
LPC_DRQ0#/GPIO_50
D6
LPC_SERIRQ
D5
LPC_CLKRUN/GPIO_42
AF10
IDE_DATA_P0
AL9
IDE_DATA_P1
AK8
IDE_DATA_P2
AK7
IDE_DATA_P3
AK6
IDE_DATA_P4
AJ6
IDE_DATA_P5
AL5
IDE_DATA_P6
AL4
IDE_DATA_P7
AJ5
IDE_DATA_P8
AK5
IDE_DATA_P9
AL6
IDE_DATA_P10
AJ7
IDE_DATA_P11
AJ8
IDE_DATA_P12
AL8
IDE_DATA_P13
AK9
IDE_DATA_P14
AG10
IDE_DATA_P15
AK11
IDE_DREQ_P
AH10
IDE_INTR_P
AK10
IDE_RDY_P
AL10
IDE_IOR_P#
AF12
CABLE_DET_P/GPIO_63
MCP67-MV_PBGA836
MCP67 PART 4 OF 8
PCI_GNT4#/GPIO_53/RS232_SOUT#
PCI
LPC_PWRDWN#/GPIO_54/EXT_NMI#
LPC
IDE
PCI_GNT0#
PCI_GNT1# PCI_GNT2#/GPIO_41/RS232_DTR# PCI_GNT3#/GPIO_39/RS232_RTS#
PCI_CBE0#
PCI_CBE1#
PCI_CBE2#
PCI_CBE3#
PCI_DEVSEL#
PCI_FRAME#
PCI_IRDY#
PCI_PERR#/GPIO_43/RS232_DCD#
PCI_PAR
PCI_SERR#
PCI_STOP#
PCI_PME#/GPIO_30
PCI_RESET0#
PCI_RESET1#
PCI_RESET2#
PCI_RESET3#
PCI_CLK0 PCI_CLK1 PCI_CLK2 PCI_CLK3 PCI_CLK4
PCI_CLKIN
LPC_FRAME#
LPC_RESET#
LPC_AD0 LPC_AD1 LPC_AD2 LPC_AD3
LPC_CLK0
LPC_CLK1
IDE_ADDR_P0 IDE_ADDR_P1 IDE_ADDR_P2
IDE_CS1_P# IDE_CS3_P#
IDE_DACK_P#
IDE_IOW_P#
IDE_COMP_3P3V
IDE_COMP_GND
F10 H10 K10 L10 F8
K12 K13 F14 K16
L13 J14 H14 B14 J13 C13 B13
C16
J9
K9
K8
L9
C9 B9 B8 A8 C8 D8
D7 B3
C7
A4 B4 C4 A3 B5
C5
AG12 AE12 AH12
AJ12 AK12 AJ11
AJ10
AM4 AK4
PCI_CBE#0
PCI_DEVSEL# PCI_FRAME# PCI_I RDY#
PCI_PERR# PCI_SERR# PCI_STOP#
PCICLK0_R PCICLK1_R
PCI_CLK4 PCI_CLKIN
CLK_PCI_LPC_R
IDE_A0 IDE_A1 IDE_A2
IDE_CS1# IDE_CS3# IDE_DACK#
IDE_IOW#
C411 10P_0402_50V8J@
1 2
C412 10P_0402_50V8J@
1 2
R330 22_0402_5%
1 2
R331 22_0402_5%
1 2
R83 22_0402_5%
C180
1
10P_0402_50V8J@
2
R84 22_0402_5%
1 2
T1PAD
R85 33_0402_5%
1 2
R86 22_0402_5%
1 2
R87 22_0402_5%
1 2
R88 22_0402_5%
1 2
R89 22_0402_5%
1 2
R90 22_0402_5%
1 2
IDE_A0 20 IDE_A1 20 IDE_A2 20
IDE_CS1# 20 IDE_CS3# 20 IDE_DACK# 20
IDE_IOW# 20
0201_add clk source to debug port
CLK_DEBUG_PORT 20
CLK_LPC_DEBUG 26
1 2
LPC_FRAME#LPC_DRQ#1
LPC_AD0 LPC_AD1 LPC_AD2 LPC_AD3
LPC_FRAME# 14,20,26,27
LPC_RST# 26,27
LPC_AD0 20,26,27 LPC_AD1 20,26,27 LPC_AD2 20,26,27 LPC_AD3 20,26,27
CLK_PCI_LPC 27
+3VS
12
R91 121_0402_1%
12
R94 121_0402_1%
9/2 0 Added
LPC_AD0 LPC_AD1 LPC_AD2 LPC_AD3
LPC_DRQ#0 LPC_DRQ#1 SIRQ
CLK_PCI_LPC_R
PCI_CBE#0
PCI_AD31 PCI_AD30 PCI_AD29 PCI_AD28 PCI_AD27 PCI_AD26 PCI_AD25 PCI_AD24
PCI_AD23 PCI_AD22 PCI_AD21 PCI_AD20 PCI_AD19 PCI_AD18 PCI_AD17 PCI_AD16
RP19
1 8 2 7 3 6 4 5
8.2K_1206_8P4R_5%
@
R80 8.2 K_0402_5% @
1 2
R81 8.2 K_0402_5% @
1 2
R82 10K _0402_5% @
1 2
@
JP6
NC1NC NC3NC
CLK05CLK1
A3<7>7A1<7> A3<6>9A1<6> A3<5>11A1<5> A3<4>13A1<4> A3<3>15A1<3> A3<2>17A1<2> A3<1>19A1<1> A3<0>21A1<0>
A2<7>23A0<7> A2<6>25A0<6> A2<5>27A0<5> A2<4>29A0<4> A2<3>31A0<3> A2<2>33A0<2> A2<1>35A0<1> A2<0>37A0<0>
39
GND
40
GND
41
GND
42
GND
43
GND
S W-CONN AMP 2-767004-2 38P
@
Debug Port
2 4
6
8 10 12 14 16 18 20 22
24 26 28 30 32 34 36 38
+3VS
1
2
C179 10P_0402_50V8J
PCI_AD15 PCI_AD14 PCI_AD13 PCI_AD12 PCI_AD11 PCI_AD10
PCI_AD9 PCI_AD8
PCI_AD7 PCI_AD6 PCI_AD5 PCI_AD4 PCI_AD3 PCI_AD2 PCI_AD1 PCI_AD0
A A
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELEC TRON ICS, INC. AND CONT AINS CONF IDEN TIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM T HE CU STO DY O F T HE CO MPE TENT DIV ISIO N OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER T HIS SHEE T NO R TH E IN FORM ATI ON I T CO NTAI NS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CO NSENT OF COM PAL EL ECTRO NICS , IN C.
3
2007/01/07 2008/01/12
Compal Secret Data
Deciphered Date
Title
MCP67 PCI/ LPC/ IDE
Size Doc ument Number Rev
Custom
LA-3733P
2
Date: Sheet
1
0.1
13 36Monday, March 05, 2007
of
Page 14
5
PLACE SATA AC COUPLING CAPS CLOSE TO MCP67
1 2
LPC_FRAME# 13,20,26,27
SATA_LED#25
+1.2VS
L10
1 2
MBK1608121YZF_0603
"0"
"1"
"0"
"1"
1
2
5
SATA_STX_C_DRX_P0
SATA_DTX_C_SRX_N0 SATA_DTX_C_SRX_P0
R104
8.2K_0402_5%
@
1 2
LPC_FRAME#
R110
8.2K_0402_5%
1 2
+3VS
12
R126
10K_0402_5%
C190 10U_0805_10V4Z
FUNCTION
LPC BIOS*
PCI BIOS
SPI BIOS
RESERVED
SATA_LED#
1
2
C191
0.1U_0 402_16V4Z
SATA_TXP020 SATA_TXN020
SATA_RXN0_C20
D D
C C
SATA_RXP0_C20
+3VS +3VS
R103
8.2K_0402_5%
@
1 2
HDA_SDOUT_ICH
R109
8.2K_0402_5%
1 2
HDA_SDOUT LPC_F RAME
"0"
"0"
"1"
"1"
*DEFAULT
B B
+1.2VS +3VS+1.2V_PLL_SP_VDD
A A
L9
1 2
MBK1608121YZF_0603
SATA_STX_DRX_P0
C1810.01U_0402_16V7K
1 2
SATA_STX_DRX_N0SATA_STX_C_DRX_N0
C1820.01U_0402_16V7K
1 2
R123 2.49K_0402_1%
+1.2V_PLL_SP_VDD
1
+3.3V_PLL
2
C185
0.1U_0 402_16V4Z
+3.3V_PLL
4.7U_0 805_10V4Z
1
C192
2
0.1U_0 402_16V4Z
4
http://hobi-elektronika.net
U3E
AE4
SATA_A0_TX_P
AE5
SATA_A0_TX_N
AG5
SATA_A0_RX_N
AG6
SATA_A0_RX_P
AD1
SATA_A1_TX_P
AD2
SATA_A1_TX_N
AE2
SATA_A1_RX_N
AE3
SATA_A1_RX_P
SATA
SATA_B0_TX_P SATA_B0_TX_N
SATA_B0_RX_N SATA_B0_RX_P
SATA_B1_TX_P SATA_B1_TX_N
SATA_B1_RX_N SATA_B1_RX_P
RESERVED/SATA_C0_TX_P RESERVED/SATA_C0_TX_N
RESERVED/SATA_C0_RX_N RESERVED/SATA_C0_RX_P
RESERVED/SATA_C1_TX_P RESERVED/SATA_C1_TX_N
RESERVED/SATA_C1_RX_N RESERVED/SATA_C1_RX_P
SATA_TERMP
SATA_LED#/GPIO_57
+1.2V_PLL_SP_VDD +1.2V_PLL_SP_SS
+3.3V_PLL_SP_SS
+3.3V_PLL_LEG
Security Classification
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
4
SATA_LED#
1
C193
2
AG4 AG3
AH3 AH2
AG7 AG8
AF2 AF3
AL1 AL2
AK3 AL3
AJ1 AJ2
AK1 AK2
AJ4
D4
W13
V13
R13
P13
1
C194
0.1U_0 402_16V4Z
2
MCP67-MV_PBGA836
3
MCP67 PAR 5 OF 8
USB
HDA
HDA_SDATA_IN1/GPIO_23/MGPIO_0 HDA_SDATA_IN2/GPIO_24/MGPIO_2
Issued Date
3
U3
USB0_P
U2
USB0_N
U4
USB1_P
U5
USB1_N
U6
USB2_P
U7
USB2_N
V3
USB3_P
V2
USB3_N
W4
USB4_P
W3
USB4_N
W5
USB5_P
W6
USB5_N
W7
USB6_P
W8
USB6_N
Y2
USB7_P
Y3
USB7_N
AA3
USB8_P
AA2
USB8_N
AA5
USB9_P
AA4
USB9_N
RESERVED/USB10_P RESERVED/USB10_N
RESERVED/USB11_P RESERVED/USB11_N
USB_OC0#/GPIO_25 USB_OC1#/GPIO_26
USB_OC2#/GPIO_27 USB_OC3#/GPIO_28/MGPIO_1 USB_OC4#/GPIO_29/MGPIO_3
+3.3V_USB_DUAL1 +3.3V_USB_DUAL2
HDA_SDATA_OUT/GPIO_45
HDA_SDATA_IN0/GPIO_22
HDA_SYNC/GPIO_44
HDA_DOCK_EN#/GPIO_51
HDA_DOCK_RST#/GPIO_46
AA7 AA6
AB3 AB2
AC3
RESERVED
AC4
RESERVED
T1
USB_RBIAS_GND
T2 T3 T4 T5 T6
Y8 Y9
D2
HDA_BITCLK
B1
HDA_SDIN0
B2 A2 D1
C2
HDA_RESET#
C1
D3 C3
2007/01/07 2008/01/12
Compal Secret Data
USB20_P0 USB20_N0
USB20_P1 USB20_N1
USB20_P2 USB20_N2
USB20_P3 USB20_N3
USB20_P4 USB20_N4
USB20_P5 USB20_N5
USB20_P6 USB20_N6
USB20_P7 USB20_N7
USB20_P8 USB20_N8
USB20_P9 USB20_N9
USB_RBIAS_GND
R122
1.1K_0402_1%
USB_OC#1 USB_OC#2 USB_OC#3 USB_OC#4
HDA_BITCLK_ICH
HDA_SDOUT_ICH
HDA_RST_ICH#
HDA_SYNC_ICH
Deciphered Date
1 2
R95 15K_0402_5%
1 2
R97 15K_0402_5%
1 2
R99 15K_0402_5%
1 2
R101 15K_0402_5%
1 2
R105 15K_0402_5%
1 2
R107 15K_0402_5%
1 2
R111 15K_0402_5%
1 2
R113 15K_0402_5%
1 2
R115 15K_0402_5%
1 2
R117 15K_0402_5%
0305_for MCP67D
1 2
USB_OC#0 26
USB_OC#4 26
1 2
1 2
1 2
1 2
2
R12722_0402_5%
R12822_0402_5%
R12922_0402_5%
R13022_0402_5%
2
1 2
R96 15K_0402_5%
1 2
R98 15K_0402_5%
1 2
R100 15K_0402_5%
1 2
R102 15K_0402_5%
1 2
R106 15K_0402_5%
1 2
R108 15K_0402_5%
1 2
R112 15K_0402_5%
1 2
R114 15K_0402_5%
1 2
R116 15K_0402_5%
1 2
R118 15K_0402_5%
1
C183
0.1U_0 402_16V4Z
2
HDA_BITCLK_AUDIO 22
HDA_SDOUT_AUDIO 22
HDA_SDIN0 22
HDA_RST_AUDIO# 22,27
HDA_S YNC_AUDIO 22
1
USB PORT
USB20_P0 26 USB20_N0 26
NON-USE
NON-USE
NON-USE
USB/B
USB20_P4 26
Connector
USB20_N4 26
NON-USE
USB20_P7 26 USB20_N7 26
NON-USE
USB/B Connector
0130_for easy layout
NON-USE
NON-USE
+3VALW
USB_OC#3
1 2
R119 10K_0402_5%
USB_OC#2
1 2
R120 10K_0402_5%
R121 10K_0402_5%
+3VALW
1
C184
0.1U_0 402_16V4Z
2
HDA_BITCLK_ICH HDA_SYNC_ICH HDA_RST_ICH# HDA_SDOUT_ICH
Title
MCP67 SATA/ USB/ HDAUDIO
Size Document Number Re v
Custom
LA-3733P
Date: Sheet
R124 10K_0402_5%
R125 10K_0402_5%
C186
1
2
10P_0402_50V8J@
10P_0402_50V8J@
1 2
STRAP FOR SIO 14.318MHz
HDA_SYNC_ICH
1 2
HDA_RST_ICH#
1 2
STRAP FOR MII
C188
C187
1
1
2
2
10P_0402_50V8J@
1
USB_OC#1
C189
1
2
14 36Monday, March 05, 2007
10P_0402_50V8J@
of
0.1
Page 15
5
+3VALW
LID#
1 2
R131 10K_0402_5% @
D D
C C
B B
R133 10K_0402_5% @
Close To RAM Door
JCMOS1
2 1
PAD-NO SHORT 2x2m
@
1 2
C196
1U_0603_10V4Z
2
C197 15P_0402_50V8J
1
1 2
ACIN27,30
+RTCVCC
X1
1 2
25MHZ_20P
+3VS
12
R140
49.9K_0402_1%
LLB#
D2 RB751V_SOD323
R137 1M_0402_5%
12
2
C198 15P_0402_50V8J
1
IDE_RESET#20
ACIN_R
21
ACIN_R
1 2
R136 47K_0402_5%
GATEA2027 KB_RST#27
R138 0_0402_5%
EC_SCI#27 EC_SMI#27
R139 0_0402_5%
PWR BTN_OUT#27
EC_RSMRST#27 MCP_PW RGD27 MEM_VLD32 HT_VLD11,26 VGATE27,34
XTALIN
XTALOUT
C199
1 2
15P_0402_50V8J
X2
2
NC
3
NC
32.768KHZ_12.5P_1TJS125DJ2A073
1 2
C201
15P_0402_50V8J
Change P/N SJ100002400
EC_SMI#
1 2 1 2
IN
OUT
4
IDE_RESET#
R134
0_0402_5%@
1 2
SIO_PME# EXT_SMI#
C195 1U_0603_10V4Z
1 2
XTALIN_RTC
XTAOUT_RTC
12 12
@
R153
1 2
10M_0402_5%
SM_INTRUDER#
PBTN_OUT#
1 2
R141 33_0402_5%
EC_RSMRST#
MEM_VLD HT_VLD
R148 10K_0402_5% R150 10K_0402_5%
1
4
http://hobi-elektronika.net
U3F
P6
GPIO_1/PWRDN_OK/SPI_CS1
N11
GPIO_2/NMI/PS2_CLK0
R11
GPIO_3/SMI#/PS2_DATA0
M9
GPIO_4/SCI/INTR/PS2_CLK1
M10
GPIO_5/INIT#/PS2_DATA1
M4
GPIO_12/SUS_STAT#
K7
A20GATE/GPIO_55
K6
KBRDRSTIN#/GPIO_56
M6
SIO_PME#/GPIO_31
P4
EXT_SMI#/GPIO_32
P8
RI#/GPIO33
L3
INTRUDER#
LID#
P5
LLB#
LID#
N10
LLB#
R10
PWRBTN#
P9
RSTBTN #
M5
RTC_RST#
L4
PWRGD_SB
T10
PWRGD
M8
MEM_VLD
P7
MCP_VLD/HT_VLD
M3
CPU_VLD
U9
JTAG_TDI
T8
JTAG_TDO
T7
JTAG_TMS
U8
JTAG_TRST#
T9
JTAG_TCK
H4
XTALIN
H3
XTALOUT
H2
XTALIN_RTC
H1
XTALOUT_RTC
MCP67-MV_PBGA836
3
MCP67 PAR 6 OF 8
MSIC
THERM_SID1/GPIO_47/PWR_LED#
SLP_S3#
SLP_RMGT#
SLP_S5#
MCP_VID0/GPIO_13 MCP_VID1/GPIO_14 MCP_VID2/GPIO_15
SPKR
SMB_CLK0
SMB_DATA0
SMB_CLK1/MSMB_CLK
SMB_DATA1/MSMB_DATA
SMB_ALERT#/GPIO_64
THERM#/GPIO_59
THERM_SIC/GPIO_48
THERM_SID0/GPIO_49
FANRPM0/GPIO_60
FANCTL0/GPIO_61 FANCTL1/GPIO_62
MCPVDD_EN/HTVDD_EN
CPUVDD_EN
SPI_CS0/GPIO_10 SPI_CLK/GPIO_11
SPI_DI/ GPIO_8
SPI_DO/GPIO_9
SUS_CLK/GPIO_34
BUF_SIO_CLK
TEST_MODE_EN
PKG_TEST
R3 P3 R4
H5 H6 H7
K4
E3 G3 E2 F2 F3
K5
AC14 AB14 AD12
F6 F5 F4
N3 M2
K2 K3 M7 J2
P2
J3
P11
P10
SLP_S3#
SLP_S5#
SB_SPKR
SMBCLK0 SMBDATA0 M_SMBCLK M_SMBDATA EC_LID_OUT#
TEST_MODE_EN
PKG_TEST
R154
0_0402_5%
1 2
R143 15K_0402_5%
1 2
R149 10K_0402_5%@
1 2
R151 10K_0402_5%@
1 2
R152 10K_0402_5%@
12
2
SLP_S3# 27
SLP_S5# 27
SB_SPKR 22
SMBCLK0 20 SMBDATA0 20
MEM_SMBCL K 8,9 MEM_SMBDATA 8,9 EC_LID_OUT# 27
EC_THERM# 6,27
CPU_SID 6
C200
1
10P_0402_50V8J
@
2
9/25 Added for EMI
12
R155 1K_0402_1%
01/24
CPU_SIC 6
VLDT_EN 28 VR_ON 27,34
SB_SPKR
L: User Mode Boot Init table H: Safe Mode Boot Init table
+3VALW
+3VS
1 2
R142 2.7K_0402_5%
1 2
R144 2.7K_0402_5%
1 2
R145 2.7K_0402_5%
1 2
R146 2.7K_0402_5%
1 2
R147 2.7K_0402_5%
+3VS
1 2
1 2
R132 10K_0402_5%
R135
10K_0402_5%@
SMBCLK0
SMBDATA0
EC_LID_OUT#
M_SMBCLK
M_SMBDATA
1
A A
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
2007/01/07 2008/01/12
3
Compal Secret Data
Deciphered Date
Title
MCP67 MISC
Size Document Number Re v
Custom
LA-3733P
2
Date: Sheet of
15 36Monday, March 05, 2007
1
0.1
Page 16
5
4
http://hobi-elektronika.net
3
2
1
22U_0805_6.3V6M
D D
+3VS+3VALW
C224
0.1U_0 402_16V4Z
1
12
R156 0_0603_5%
1
2
C229
C C
0.1U_0 402_16V4Z
2
C223
0.1U_0 402_16V4Z
C230
0.1U_0 402_16V4Z
1
2
1
2
C226
0.1U_0 402_16V4Z
1
1
2
2
C225
0.1U_0 402_16V4Z
1
2
C227
0.1U_0 402_16V4Z
+RTCVCC
0.1U_0 402_16V4Z
1
C228
0.1U_0 402_16V4Z
2
+3.3V_DUA L1
C231
1
2
RTC Battery
+RTCVCC +3VL
0305_Ting suggest_+RTCVCC current limit issue
1. under BATT1 battery body , no trace no via
2. BATT1+/- pin keep 80mil from other component
B B
MCP67-MV POWER STATES
Power Signal S1
A A
R159
1 2
0_0402_5%
5
D3
1
DAN202U_SC70
S0
ON
ON
ON
ON
ON
ON
ON
ON
ON
ON
ON
ON
ON
3
2
S3
S4/S5
ON
OFF
OFF
ON
OFF
OFF
ON
OFF
OFF
ON
OFF
OFF
ON
OFF
OFF
ON
OFF
OFF
ON
OFF
OFF
ON
OFF
OFF
ON
OFF
OFF
ON
OFF
OFF
ON
OFF
OFF
ON
OFF
OFF
ON
OFF
OFF
JBATT1
BATT1. 1
1
+
W=20mils
SUYIN_060003FA002TX00NL~D
CONN@
BATT1
ML1220 MAXELL LIT HIUM RTC BA TTERY
G3
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFFON ON OFF OFF
-+
2
-
4
U3G
V15
+1.2V_RBB1
V16
+1.2V_RBB2
W16
+1.2V_RBB3
W15
+1.2V_RBB4
AJ9
+3.3V1
AG9
+3.3V2
F11
+3.3V3
H11
+3.3V4
L6
+3.3V_DUAL1
L8
+3.3V_DUAL2
N2
+3.3V_VBAT
AD9
GND
AH6
GND
AE32
GND
Y32
GND
AD8
GND
M32
GND
AE18
GND
AB25
GND
AB27
GND
U15
GND
AE11
GND
V27
GND
R27
GND
N27
GND
G27
GND
Y14
GND
F15
GND
V29
GND
AC12
GND
AB19
GND
AM9
GND
AB12
GND
AM8
GND
AF8
GND
AH4
GND
E27
GND
AM31
GND
F22
GND
AF4
GND
AM32
GND
AG11
GND
L15
GND
AD27
GND
P22
GND
AD11
GND
V11
GND
L23
GND
P15
GND
MCP67-MV_PBGA836
MCP67 PART 7 OF 8
POWER
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
3
AA22
+1.2V1 +1.2V10 +1.2V11 +1.2V12 +1.2V13 +1.2V14 +1.2V15 +1.2V16 +1.2V17 +1.2V18 +1.2V19
+1.2V2 +1.2V20 +1.2V21 +1.2V22 +1.2V23 +1.2V24 +1.2V25 +1.2V26 +1.2V27 +1.2V28 +1.2V29
+1.2V3
+1.2V4
+1.2V5
+1.2V6
+1.2V7
+1.2V8
+1.2V9
+1.2V_HT1 +1.2V_HT2 +1.2V_HT3
+1.2V_PED1 +1.2V_PED2 +1.2V_PED3 +1.2V_PED4 +1.2V_PED5
+1.2V_PEA1 +1.2V_PEA2 +1.2V_PEA3 +1.2V_PEA4 +1.2V_PEA5 +1.2V_PEA6 +1.2V_PEA7 +1.2V_PEA8
+1.2V_SP_D1 +1.2V_SP_D2 +1.2V_SP_D3 +1.2V_SP_D4
+1.2V_SP_A1 +1.2V_SP_A2 +1.2V_SP_A3 +1.2V_SP_A4 +1.2V_SP_A5
+1.2V_DUAL1 +1.2V_DUAL2
2007/01/07 2008/01/12
V19 W20 Y20 Y19 V17 AB21 AA23 Y30
47U_1210_6.3V
U17 U18 Y31 W17 Y18 U16 AA24 V18 AA25 AA26 AB22 W18 AB23 AA27 AA28 AA29 W19 AA30 AA31 V20
Y15 Y17 Y16
V23 W25 W24 V22 W26
Y22 Y23 Y27 Y29 Y25 W22 W23 Y24
AE8 AE7 AE9 AE6
0.1U_0 402_16V4Z
AB11 AB10 AD10 AC10 AE10
N16 N17
Compal Secret Data
Deciphered Date
22U_0805_6.3V6M
1
C212
2
C233
0.1U_0 402_16V4Z
+1.2V_HT1
+1.2V_PED
+1.2V_PEA
+1.2V_SP_D
+1.2V_SP_A
C254
1
0.1U_0 402_16V4Z
2
1
C202
2
4.7U_0 805_10V4Z
1
C213
2
4.7U_0 805_10V4Z
+1.2V_HT
1
2
C238
0.1U_0 402_16V4Z
1
2
1
C246
2
1
2
C255
0.1U_0 402_16V4Z
4.7U_0 805_10V4Z
1
1
C204
C203
2
2
0.1U_0 402_16V4Z
4.7U_0 805_10V4Z
1
1
C214
2
2
12
R157 0_0603_5%
C234
1
1U_0402_6.3V4Z
2
C240
0.1U_0 402_16V4Z
1
1
2
2
C239
0.1U_0 402_16V4Z
C248
1
1
10U_0805_10V4Z
2
2
C247
0.1U_0 402_16V4Z
L12 MBK2012121YZF_0805 C256
1
1
4.7U_0 805_10V4Z
2
2
4.7U_0 805_10V4Z
2
0.1U_0 402_16V4Z
1
C205
2
1
C215
C216
2
0.1U_0 402_16V4Z
C235
0.1U_0 402_16V4Z
1
2
1
2
C241 1U_0402_6.3V4Z
1
2
C249 10U_0805_10V4Z
1 2
C257
0.1U_0 402_16V4Z
1
1
C207
C206
2
2
0.1U_0 402_16V4Z
0.1U_0 402_16V4Z
0.1U_0 402_16V4Z
1
1
C218
C217
2
2
0.1U_0 402_16V4Z
C237
0.1U_0 402_16V4Z
1
1
2
2
C236
0.1U_0 402_16V4Z
C242
4.7U_0 805_10V4Z
1
2
+1.2VS
Title
Size Document Number Re v
Custom
Date: Sheet of
1
1
C209
C208
2
2
0.1U_0 402_16V4Z
1
C219
2
0.1U_0 402_16V4Z
+1.2VS
C244 22U_0805_6.3V6M
1
1
2
2
C243 22U_0805_6.3V6M
C250
1
0.1U_0 402_16V4Z
2
C258
0.1U_0 402_16V4Z
1
2
MCP67 POWER
LA-3733P
0.1U_0 402_16V4Z
1
C210
2
0.1U_0 402_16V4Z
1
1
C220
2
2
+1.2VS
12
1
2
C245 22U_0805_6.3V6M
1
2
C251
0.1U_0 402_16V4Z
+1.2VALW
C259
0.1U_0 402_16V4Z
1
2
C221
L11 KC FBM-L11-201209-221LMAT_0805
C252
1
10U_0805_10V4Z
2
1
1
C211
0.1U_0 402_16V4Z
2
1
C222
0.1U_0 402_16V4Z
2
C232
1
150U_D2_6.3VM
+
2
+1.2VS
+1.2VS
12
R158 0_0805_5%
1
2
C253
4.7U_0 805_10V4Z
16 36Monday, March 05, 2007
0.1
Page 17
5
U3H
MCP67
WUSB_VREF WUS B_CC A_STA TUS WUSB_SERIAL_DATA WUSB_PHY_RESET* WUSB_TX_EN WUSB_RX_EN WUSB_PHY_ACTIVE WUSB_STOPC WUSB_VDD
GND GND GND
GROUND
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
MCP67-MV_PBGA836
PAR 8 OF 8
AB9
D D
C C
B B
AC6 AC8 AA8 AD3 AD4 AA9 AC5 AC9
L11
V8
H13
N6
AA1
AD13
K23
AM16
AH1
U13
R6 R8 M1 N1 U1
J1 J4 J6
Y13
AE1
Y6 A5
A12
N8 E6
AC11
H15 T17 J21 D18 A20
N4 G6
AG22
P16 T19
AE24
AJ26 AJ24
U32
T20 AM24 AF29
AJ13 AA32 AG13 AE15
F13 AF6
AB4
AG15
E25
AM17
R15 A17
AG24
N20 N24
AM1
AM21
A21 V25 AJ3 L25 P17 H18 L24
AM5
U14
AC16
U10
N29 AM2 AM3
WUSB_PCLK
WUSB_DATA_EN
WUSB_DATA7 WUSB_DATA6 WUSB_DATA5 WUSB_DATA4 WUSB_DATA3 WUSB_DATA2 WUSB_DATA1 WUSB_DATA0
4
http://hobi-elektronika.net
AC7 AB8 V9 W11 W10 W9 Y11 Y10 AA11 AA10
R18
GND
H9
GND
R17
GND
A1
GND
D9
GND
AG26
GND
G4
GND
AB6
GND
J25
GND
R25
GND
T16
GND
T15
GND
J29
GND
W14
GND
AD6
GND
AB24
GND
AM13
GND
R16
GND
V6
GND
A13
GND
N32
GND
AM25
GND
F9
GND
N9
GND
AL31
GND
G25
GND
AB18
GND
AH32
GND
D13
GND
N25
GND
A25
GND
R9
GND
R14
GND
AF27
GND
AH8
GND
A32
GND
P14
GND
E29
GND
E32
GND
V10
GND
J23
GND
N14
GND
AB29
GND
E4
GND
AE13
GND
L27
GND
J27
GND
A9
GND
J32
GND
AE20
GND
AJ22
GND
AG18
GND
AG20
GND
V14
GND
F18
GND
F20
GND
D20
GND
E1
GND
V4
GND
J8
GND
F7
GND
T18
GND
J24
GND
A31
GND
Y1
GND
T13
GND
D22
GND
Y4
GND
P18
GND
AJ18
GND
AE22
GND
R24
GND
N19
GND
T14
GND
3
2
1
A A
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
2007/01/07 2008/01/12
3
Compal Secret Data
Deciphered Date
Compal Electronics, Inc.
Title
MCP67 GROUND
Size Document Number Re v
Custom
LA-3733P
2
Date: Sheet of
17 36Monday, March 05, 2007
1
0.1
Page 18
5
4
3
2
1
http://hobi-elektronika.net
LVDS CONN
D D
L13 0_0805_5%
1 2
L14 0_0805_5%
1 2
INVPWR_B+
+LCDVDD
+3VS
C262680P_0402_50V7K
C263680P_0402_50V7K
C C
C264
@
@
@
1
12
12
2
680P_0402_50V7K
EMI request
INVPWR_B+B+
LVDSBC+12
LVDSBC-12
LVDSB0+12
LVDSB0-12
LVDSB1+12
LVDSB1-12
LVDSB2+12
LVDSB2-12
LVDSBC+ LVDSBC-
LVDSB0+ LVDSB0-
LVDSB1+ LVDSB1-
LVDSB2+ LVDSB2-
JP7
1 3 5 7 9
11 13 15 17 19 21 23 25 27 29 31 33 35 37 39
ACES_88242-4001
CONN@
LVDS connector
SP02000EA00 S W-CONN ACES 88242-4001 40P P1 ACES_88242-4001_40P
0.1U_0 402_16V4Z
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 GND41GND
+LCDVDD
1
1
C260
C261
0.1U_0 402_16V4Z
2
2
2
2
LVDSA2+
4
4
LVDSA2-
6
6
8
8
LVDSA1+
10
10
LVDSA1-
12
12
14
14
LVDSA0+
16
16
LVDSA0-
18
18
20
20
LVDSAC+
22
22
LVDSAC-
24
24
26
26
INVTPWM
28
28
DISPLAYOFF#
30
30
DAC_BRIG
32
32
LCD_CLK
34
34
LCD_DAT
36
36
38
38
40
40
42
LVDSA2+ 12
LVDSA2- 12
LVDSA1+ 12 LVDSA1- 12
LVDSA0+ 12
LVDSA0- 12
LVDSAC+ 12 LVDSAC- 12
12
C265
@
680P_0402_50V7K
INV_PWM 12,27
DAC_BRIG 27 LCD_CLK 12 LCD_DATA 12
12
C266
@
680P_0402_50V7K
BKOFF#27
ENABLT12
CH751H-40PT_SOD323-2
CH751H-40PT_SOD323-2
R161
100K_0402_5%
1 2
+3VS
R160
4.7K_0402_5%
D4
D5
1 2
21
21
DISPLAYOFF#
EMI request
100_0402_5%
2N7002_SOT23-3
C270
R162
Q7
1
2
+LCDVDD
12
13
D
S
2N7002_SOT23-3
+5VALW
R163 47K_0402_5%
1 2
2
G
13
D
2
G
Q8
4
C269
0.047U_0402_16V7K
S
1
2
Q6
SI2301BDS-T1-E3_SOT23-3
1 3
D
G
2
C267
4.7U_0 805_10V4Z
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
+3VS+LCDVDD
S
1
C268
4.7U_0 805_10V4Z
2
2007/01/07 2008/01/12
3
Compal Secret Data
Deciphered Date
Compal Electronics, Inc.
Title
Size Document Number Re v
2
Date: Sheet of
LA-3733P
LCD CONN.
1
18 36Monday, March 05, 2007
0.1
B B
R164
ENAVDD12
100K_0402_5%
A A
5
1 2
47K_0402_5%
12
R165
0.1U_0 402_16V4Z
Page 19
A
B
C
D
E
http://hobi-elektronika.net
1 1
2 2
R171
CRT_HSYNC12
CRT_VSYNC12
3 3
4 4
1 2
R176
1 2
CRTL_B CRTL_G CRTL_R
CRT_R12
CRT_G12
CRT_B12
+5VS
C278
1 2
0.1U_0 402_16V4Z
0_0402_5%
CRTVSYNC
0_0402_5%
TV-Out Connector S-Video
TV_LUMA12
TV_CRMA12
TV_COM PS12
A
2
5
P
A2Y
G
3
5
P
A2Y
G
3
1
D7
DAN217_SC59
@
2
3
EMI
1
U5
4
OE#
1
U6
4
OE#
1 2
1 2
1 2
D8
D9
1
1
DAN217_SC59
DAN217_SC59@
@
3
2
3
CRT_R
CRT_G
CRT_B
R166
74AHCT1G125GW _SOT353-5
74AHCT1G125GW _SOT353-5
R177
0_0402_5%
R178
0_0402_5%
R179
0_0402_5%
EMI
Place close to JP6
+3VS
1
2
R167
C272
10P_0402_50V8J@
CRT_HSYNC_R
CRT_VSYNC_R
TVLUM A
TVCRMA
1 2
R181
150_0402_1%
B
150_0402_1%
1 2
R182
150_0402_1%
1 2
1 2
150_0402_1%
1 2
150_0402_1%
TVCOMPS
R180
+R_CRT_VCC , +CRTVDD (40mils)
+5VS
+R_CRT_VCC
D10
F1
2 1
RB411D_SOT23
1.1A_6VDC_FUSE
CRT CONNECT OR
EMI
L15 MBK2012800YZF
1 2
L16 MBK2012800YZF
1 2
L17 MBK2012800YZF
1 2
270P_0402_50V7K
R168
1
2
1 2
150_0402_1%
C274
1
C284
2
270P_0402_50V7K
1
2
10P_0402_50V8J@
R172
1 2
0_0402_5%
R173
1 2
0_0402_5%
EMI
L20 MBC1608121YZF_0603
1 2
L21 MBC1608121YZF_0603
1 2
L22 MBC1608121YZF_0603
1 2
1
C285
2
270P_0402_50V7K
1 2
0_0805_5%
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
1
2
C273
10P_0402_50V8J@
C283
EMI
1
2
C275
22P_0402_50V8J
C276
1 2
L18 FBM-L11-160808-800LMT_0603
1 2
L19 FBM-L11-160808-800LMT_0603
R183
TVGND
C
C271
0.1U_0 402_16V4Z
CRTL_R
CRTL_G
CRTL_B
1
1
2
2
C277
22P_0402_50V8J
22P_0402_50V8J
CRT_HSYNCRFLCRTHSYNC
CRT_VSYNCRFL
C279
10P_0402_50V8J
LUMA_CL
CRMA_CL
COMPS_CL
1
1
C286
C287
2
2
330P_0402_50V7K
330P_0402_50V7K
2007/01/07 2008/01/12
Compal Secret Data
21
1
2
R169
2.2K_0402_5%
1
1
2
2
1
C288
2
330P_0402_50V7K
Deciphered Date
+CRTVDD
CONN@
+CRTVDD
R170
2.2K_0402_5%
C280 10P_0402_50V8J
D
1 3
1
2
C281 220P_0402_50V8J
1 2 3 4 5 6 7
DC230001300 CONN SUYIN 030107FR007G317ZR 7P S_VIDEO SUYIN_030107FR007G317ZR_7P
2N7002_SOT23-3
G
2
D
1 3
1
2
C282 220P_0402_50V8J
JP9
1 2 3 4 5
8
6
GND
9
7
GND
SUYIN_030107FR007G317ZR
CONN@
D
0125 ME request change footprint
JP8
6
11
1
16
7
17
12
2 8
13
3 9
DC060001M00 D-CONN 15P D-SUB_F C10510-11505-L
14
4
DC060002300 D-CONN 15P VGA_F 070546FR015S235ZR SUYIN
10 15
5
ALLTO_C10510-115A5-L
Q9
S
2N7002_SOT23-3
Q10
S
R174
R175
G
2
2.2K_0402_5%
2.2K_0402_5%
+3VS
Compal Electronics, Inc.
Title
Size Document Number Re v
Date: Sheet of
EMI
NZQA5V6AXV5T1_SOT533-5
2
1 5
D6
@
CLOSE TO JP3
3VDDCDA 12
3VDDCCL 12
CRT & TVout Connector
LA-3733P
19 36Monday, March 05, 2007
E
43
0.1
Page 20
A
+5VS
1 1
1
1
C294
2
2
0.1U_0402_16V4Z
10U_0805_10V4Z
C295
1
C296
2
0.1U_0402_16V4Z
Pleace near HD CONN (JP23)
+3VS +3VS _HDD
R1870_0805_5%@
12
0.1U_0402_16V4Z
1
1
@
2
1000P_0402_50V7K
Pleace near HD CONN
2 2
1
C301
@
C300
2
C302
@
2
1U_0603_10V4Z
B
C
D
E
F
http://hobi-elektronika.net
HDD Connector CD-ROM Connector
JP10
1
GND
2
1
C297
2
0.1U_0402_16V4Z
1
+
C299
@
330U_4V_M
2
0125 Cost down $0.155
SUYIN_127043FR022G204ZL_NR
A+
3
A-
0.01U_0402_16V7K
4
GND
SATA_RXN0
5
B-
SATA_RXP0
6
B+
0.01U_0402_16V7K
7
GND
V33 V33
V33 GND GND GND
V5 V5 V5
GND
Reserved
GND
V12
V12
V12
CONN@
DC010003M00 HOUSING SUYIN 127043FR022G204ZL 22P SATA SUYIN_127043FR022G204ZL_22P_NR DC030001P00 WAFER OCTEK CDR-50JD1 50P P0.822P SATA
8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
Near CONN side.
+3VS _HDD
+5VS
SATA_TXP0 SATA_TXN0
C293
SATA_RXN0_C
12
C298
SATA_RXP0_C
12
SATA_TXP0 14 SATA_TXN0 14
SATA_RXN0_C 14 SATA_RXP0_C 14
IDE_RESET#15
PCIE_RST#11
R184 0_0402_5%@
1 2
R185
1 2
33_0402_5%
IDE_IOW#13
IDE_ IORDY13
IDE_IRQ13
+5VS
IDE_A113 IDE_A013
IDE_CS1#13
R188 10K_0402_5%
+5VS
IDE_D[0..15] 13
JP11
1 3 5
IDE_D7
7
IDE_D6
9
IDE_D5
11
IDE_D4
13
IDE_D3
15
IDE_D2
17
IDE_D1
19
IDE_D0
21 23
IDE_IOW#
25
IDE_ IORDY
27
IDE_IRQ
29
IDE_A1
31
IDE_A0
33
IDE_CS1#
35
IDE_ACT#
12
12
SEC_C SEL
R190 470_0402_5%
37 39 41 43 45 47 49 51 52
OCTEK_CDR-50JD1
CONN@
OCTEK_CDR-50JD1_50P
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
IDE_D8 IDE_D9 IDE_D10 IDE_D11 IDE_D12 IDE_D13 IDE_D14 IDE_D15 IDE_DREQ
IDE_DREQ 13
IDE_IOR#
IDE_IOR# 13
IDE_DACK#
PDIAG# IDE_A2 IDE_CS3#
IDE_DACK# 13
R186 100K_0402_5%
1 2
IDE_A2 13
IDE_CS3# 13
+5VS
G
+5VS
Placea caps. nea r ODD CONN.
0.1U_0402_16V4Z
1U_0603_10V4Z
C289
1
2
C290
+5VS
IDE_ IORDY
IDE_DREQ
IDE_IRQ
IDE_D7
1
1
C291
2
2
1 2
R189 4.7K_0402_5%
1 2
R191 5.6K_0402_5%
R192 10K_0402_5%
1 2
R193 10K_0402_5%
H
10U_0805_10V4Z
1
C292 10U_0805_10V4Z
2
+3VS
12
Mini-Express Card---WLAN
.01U_0402_16V7K
C303
1
0.1U_0402_16V4Z
2
C304
+3VS_MINI +1.5VS_M INI
1
2
4.7U_0805_10V4Z
1
C305
2
.01U_0402_16V7K
C306
1
0.1U_0402_16V4Z
2
C307
1
4.7U_0805_10V4Z
2
1
C308
2
+3VALW
1
C309
0.1U_0402_16V4Z@
2
3 3
PCIE_W AKE#11
MINI_CLKREQ#11
CLK_PCIE_MCARD#11
CLK_ PCIE_M CARD11
PCIE_RST1#11
CLK_DEBUG_PORT13
PCIE_RXN111 PCIE_RXP111
PCIE_TXN111 PCIE_TXP111
4 4
A
B
Mini Card STANDOFF
H21
H20
HOLEA
HOLEA
1
1
EC029000100 MINICARD_STANDOFF_8
C
1 2
R194 0_0402_5%
CLK_ PCIE_ MCARD# CLK_ PCIE_ MCARD
PCIE_RST1#
PCIE_RXP1
PCIE_TXN1 PCIE_TXP1
PCIE_W AKE#
MINI_CLKREQ#_MC
1 2
R200 0_0402_5% DEBUG@
R201 0_0402_5%
1 2 1 2
R202 0_0402_5%
11 13 15 17 19
PCIE_C_RXN1PCIE_RXN1 PCIE_C_RXP1
21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51
53
FOX_AS0B226-S40N-7F~D
SP01000P700 S H-CONN ACES 88914-5204 52P P0.8
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CO NTAIN S CON FIDEN TIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE C OMPET ENT DIVISI ON OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR TH E INF ORMAT ION I T CO NTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELE CTRON ICS, INC.
D
+1.5VS_ MINI
+3VS_MINI
JP12
1
2
1
2
3
4
3
4
5
6
5
6
7
8
7
8
9
10
9
10
12
11
12
14
13
14
16
15
16
18
17
18
20
19
20
22
21
22
24
23
24
26
25
26
28
27
28
30
29
30
32
31
32
34
33
34
36
35
36
38
37
38
40
39
40
42
41
42
44
43
44
46
45
46
48
47
48
50
49
50
52
51
52
54
GND1
GND2
FBMA-L11-201209-102LMA10T
1 2
L24 FBMA-L11-201209-102LMA10T
R195 0_0402_5% DEBUG@
1 2
R196 0_0402_5% DEBUG@
1 2
R197 0_0402_5% DEBUG@
1 2
R198 0_0402_5% DEBUG@
1 2
R199 0_0402_5% DEBUG@
1 2
WL_OFF# PCIE_RST1#
WL_LED#
2007/01/07 2008/01/12
Compal Secret D ata
E
L23
1 2
WL_OFF# 27
+3VALW
SMBCLK0 15 SMBDATA0 15
Deciphered Date
+3VS
WL_LED# 25
+1.5VS
F
LPC_AD3 LPC_AD2 LPC_AD1 LPC_AD0
LPC_FRAME# 13,14,26,27
LPC_AD[0..3] 13,26,27
Compal Electronics, Inc.
Title
HDD/ODD/Mini Card CONN.
Size Document Number Re v
Date: Sheet of
LA-3733P
G
0.1
20 36Monday, March 05, 2007
H
Page 21
A
http://hobi elektronika.net
0206_delet PU , PU in page 12
MII_MDC12 MII_MDIO12 MII_TXD012 MII_TXD112 MII_TXD212 MII_TXD312 MII_TXEN12 MII_TXCLK12
4 4
MII_RXDV12 MII_RXD012 MII_RXD112 MII_RXD212 MII_RXD312
MII_RXCLK12
MII_COL12 MII_CRS12 MII_RXER12
+3VALW
1 2
2
C413 15P_0402_50V8J
1
3 3
MII_MDC MII_MDIO MII_TXD0 MII_TXD1 MII_TXD2 MII_TXD3 MII_TXEN MII_TXCLK MII_RXDV MII_RXD0 MII_RXD1 MII_RXD2 MII_RXD3
R206
1 2
MII_COL MII_CRS MII_RXER
0205_same name between R206
X3
25MHZ _20P
12
R21 8 5.1 K_0402_1%
C414
2
15P_0402_50V8J
PHYAD0
1
PHYAD1 ACTIVITY#/PHYAD2 LINK_100#/PHYAD3 PHYAD4
0227_nVidia recommend
+3VALW
R2305.1K_0402_1% @
12
R2235.1K_0402_1%
1 2
R2255.1K_0402_1%
1 2
R2265.1K_0402_1%
1 2
R2275.1K_0402_1%
1 2
R2285.1K_0402_1%
2 2
1 1
1 2
A
12
12
R2315.1K_0402_1% @
R2295.1K_0402_1% @
C321
220P_1808_3KV@
U34
25
MDC
26
MDI/O
6
TXD0
5
TXD1
4
TXD2
3
TXD3
2
TXEN
7
TXC
22
RXDV
21
RXD0
20
RXD1
19
RXD2
18
RXD3
MII_RXCLK_R
16
RXC
22_0402_5%
1
COL
23
CRS
24
RXER/FXEN
44
MII/SNIB
46
X1
47
X2
9
PHYAD0/LED0
10
PHYAD1/LED1
12
PHYAD2/LED2
13
PHYAD3/LED3
15
PHYAD4/LED4
RTL8201CL_LQFP48
MII_COL
PHYAD0
PHYAD1
ACTIVITY#/PHYAD2
LINK_100#/PHYAD3
PHYAD4
MII_CRS
MII_RXER
SP020008Y00 S W-CONN ACES 88266-02001 2P P1.25 ACES_88266-02001_2P
RING TIP
2
2
C322
@
1
1
220P_1808_3KV
JP14
1
1
2
2
3
G1
4
G2
ACES_88266-02001
CONN@
MII I/F
CLK
DVDD33 DVDD33
AVDD33
PWFBOUT
PWRGND
PWFBIN
TPRX-
TPRX+
TPTX-
TPTX+
RTSET
ISOLATE
RPTR
SPEED
DUPLEX
ANE
Network I/F
LDPS
RESETB
NC
DGND DGND DGND
AGND AGND
PHY/LED
RJ11
B
+3VALW
14 48
AVDD33
36
32
8
30 31
33 34
28
43 40 39 38 37 41 42
27
11 17 45
29 35
PWFBOUT
PWFBIN
TPRX­TPRX+
TPTX­TPTX+
12
R211 2K_0402_1%
12
R213 5 .1K_0402_1%
12
R214 5 .1K_0402_1%
12
R215 5 .1K_0402_1%
12
R216 5 .1K_0402_1%
12
R217 5 .1K_0402_1%
C314
0.1U_ 0402_16V7K
0.1U_ 0402_16V7K
2
C315
0.1U_ 0402_16V7K
1
1 2
5.1K_ 0402_1%
R221
12
R2200_0402_5%
2
1
close to magnetic
R208
49.9_ 0402_1%
TPRX-
TPRX+
R210
49.9_ 0402_1%
TPTX-
TPTX+
R207
49.9_ 0402_1%
R209
49.9_ 0402_1%
close to chip
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, I NC. AND CONTAINS CONF IDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED F ROM THE CUSTODY OF THE COMPET ENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZE D BY COM PAL ELE CTRON ICS, I NC. NE ITHER THIS S HEET NO R THE I NFORM ATION IT CON TAINS
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRI OR WRITTEN CONSENT OF C OMPAL ELECTRONICS, INC.
C
+3VALW
L25MBK2012221YZF 0805
12
C316
close to pin14 close to pin48
+3VALW
+3VALW
MII_RESET # 12
PWFBOUT
C313
0.01U _0402_16V7K
12
12
C312
0.01U _0402_16V7K
12
12
2
2
C317
1
1
MII_PWRDWN# 12
R326 0_0402_5%
R327 0_0 402_5%
0.1U_ 0402_16V4Z
12
12
0.1U_ 0402_16V7K
+3VALW
12
R3255.1K_ 0402_1%@
12
R2125.1K_ 0402_1%
12
12
2
C311
1
2
C408
1
0.1U_0402_16V4Z
01/24
C
Compal Secret Dat a
Deciphered Date
2007/01/07 2008/01/12
D
PWFBOUT PWFBIN
C318
22U_1206_10V4Z
TPTX­TPTX+
TPRX­TPRX+
7 6
3 2 1
MBK2012221YZF 0805
2
C319
0.1U_ 0402_16V7K
1
U7
TD-8TX­TD+
TX+
CT
CT
CT
CT
RD-
RX-
RD+
RX+
NS0013_16P
ACTIVITY#/PHYAD2
@
C409
1 2
680P_0402_50V7K
L26
1 2
0125 EMI request
LINK_100#/PHYAD3
@
C410
1 2
680P_0402_50V7K
0125 EMI request
D
E
2
C320
0.1U_ 0402_16V7K
1
MDO0+
9
MDO0-
10 11
14
MDO1+
15
MDO1-
16
R219 300_0603_5%
1 2
R224 300_0603_5%
1 2
+3VALW
Title
Size Document Number Re v
B
Date: Sheet
R204 75_0402_5%
12
12
R205 75_0402_5%
+3VALW
11
12
8
7
MDO1-
6
5
4
MDO1+
3
MDO0-
2
MDO0+
1
10
9
TIP
13
RING
14
Compal Electronics, Inc.
MII LAN RTL8201CL
LA3733P
JP13
C310
RJ45_GN D
1000P_1206_2KV7K
Yellow LED+
Yellow LED-
RX2-
RX2+
RX1-
TX2-
TX2+
RX1+
TX1-
TX1+
Green LED-
Green LED+
RJ11_1
RJ11_2
SGND1
SGND2
RJ45 / LED
RJ11
JM34F2-M5125-7FCONN@
JM34F2*-N5125-7F JM34F2A-M5125-7F
21 36Monday, March 05, 2007
E
12
15
16
of
0.1
Page 22
A
In order for the modem wake on ring feature to function, the CODEC must be powered by a rail that is not removed when the system is in standby.
1
2
C328
0.1U_0 402_16V4Z@
HDA_RST_AUDIO#
R238 0_0402_5%
1 2
R241 0_0402_5%
1 2
C338 1U_0603_10V4Z
1 2
12
C329
EAPD
RCOSC
+3VDD_CODEC
1
2
0.1U_0 402_16V4Z
DIBP_C
DIBN_C
C330
0.1U_0 402_16V4Z@
1 1
HDA_BITCLK_AUDIO
R234
@
10_0402_5%
1 2
1
C334
@
10P_0402_25V8K
2
2 2
3 3
4 4
R232 0_0805_5%
1 2
+3VS
HDA_RST_AUDIO#14,27
HDA_BITCLK_AUDIO14
HDA_S YNC_AUDIO14
HDA_SDIN014
HDA_SDOUT_AUDIO14
R242 0_0402_5%
SB_SPKR MONO_IN1 M ONO_INR
1 2
+3VDD_CODEC
DIB_P23
DIB_N23
C326
10U_0805_10V4Z@
@ 1 2
1
1
2
2
C327
1U_0603_10V4Z
1 2
R237 33_0402_5%
R243
5.1K_0402_5%
TP13
R247 237K_0402_1%
B
AUDIO CODEC
http://hobi-elektronika.net
For Layout:
Place decoupling caps near the power pins of SmartAMC device.
1
2
45
3
8
U10
DVDD
VDDIO
RESET#
BIT_CLK SYNC SDI SDO
DIBP
DIBN
PCBEEP
SPDIF
EAPD
NC_1 NC_2 NC_16
RCOSC
DVDDM
DVSS
VSSIO_46
VSSIO_42
6
46
42
10
5 9 7 4
44
43
11
48
47
1 2
16
41
C331
37
20
31
AVDDHP
AVDD_20
AVDD_31
MIC_BIAS_L MIC_BIAS_R
LINEOUT_L LINEOUT_R
PORT-A_BIAS_L PORT-A_BIAS_R
PORT-A_L
PORT-A_R
PORT-B_BIAS_L PORT-B_BIAS_R
PORT-B_L
PORT-B_R
CD_GND
VREF_HI VREF_LO
VC_REFA
AVSS_25
AVSSHP
AVSS_12
AVSS_32
CX20549-12Z_LQFP48_9X9
25
40
12
32
0.1U_0 402_16V4Z@
MIC_L
MIC_R
SENSE
CD_L
CD_R
1
2
DIGITAL ANALOG
C342
@
0.1U_0 402_16V4Z
1 2
C343
@
0.1U_0 402_16V4Z
1 2
C344
@
0.1U_0 402_16V4Z
1 2
C345
@
0_0402_5%
1 2
C346
@
0.1U_0 402_16V4Z
1 2
R248 0_1206_5%
1 2
R249
@
0_1206_5%
1 2
GNDAGND
C332
0.1U_0 402_16V4Z
29 30 21 22
35 36
33 34 38 39
14 15 23 24
17 18 19
13
26 27 28
+3VAMP_CODEC
1
2
1U_0603_10V4Z
C333
MIC_INL MIC_INR
LINE_OUTL LINE_OUTR
HP_OUTL HP_OUTR
MIC_EXTL MIC_EXTR
SENSE
For Vista
VREF_HI VREF_LO VC_REFA
GNDA 24
R233 0_0805_5%
1 2
1
2
C335 10U_0805_10V4Z C336 10U_0805_10V4Z
+CODEC_R EFF_EXTL +CODEC_REFF_EXTR
C337 10U_0805_10V4Z C339 10U_0805_10V4Z
1 2
R244 20K_0402_1%
1 2
R245 5.1K_0402_1%
1 2
R246 5.1K_0402_1%
1 2
1
C340 1U_0 603_10V4Z
C341 1U_0603_10V4Z
2
C
+VDDA_CODEC
R236 2.2K_0402_5%
1 2 1 2
LINE_OUTL 24 LINE_OUTR 24
HP_OUTL 24 HP_OUTR 24
1 2 1 2
1 2
MIC_DET# 24
HP_DET# 24
+CODEC_REFF_EXTR
R239
2.2K_0402_5%
+3VAMP_CODEC
0201_delet 1 mic
MIC_IN_R 24
+CODEC_REFF_EXTL
12
12
R240
2.2K_0402_5%
MIC_EXT_L 24 MIC_EXT_R 24SB_SPKR15
1/22
HP_DET#
0(LOW)
0(LOW)
D
W=40Mil
1 2
C323 0.1U _0402_16V4Z
+5VS
DIB_P DIB_N
MIC_DET
0(LOW)
0(LOW)
NC
NC NC
CODEC POWER
+5VS
1
2
APE8805A-33Y5P_SOT23-5
JP47
1
GND1
3
IAC_SDATA_OUT
5
GND2
7
IAC_SYNC
9
IAC_SDATA_IN
11
IAC_RESET#
131314141515161617171818191920
LINEOUT
NC
OFF
OFF
ON
ON Enable
U9
5
VIN
OUT
GND
4
SHDN#3BP
C325
0.1U_0 402_16V4Z
2
RES0
4
RES1
6
3.3V
8
GND3
10
GND4
12
IAC_BITCL K
TYCO_1-17 9396-2~D
20
Connector for MDC Rev1.5
PORT-A <Earphone OUT>
ON
ON
OFF
OFF
+VDDA_CODEC
1
C324
0.1U_0 402_16V4Z
2
1
2
MIC
ON
OFF
ON
OFF
(3.33V) 250mA
EQ
Disable
Disable
Enable
E
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
2007/01/07 2008/01/12
C
Compal Secret Data
Deciphered Date
Compal Electronics, Inc.
Title
AMOM_codec
Size Document Number Re v
Custom
LA-3733P
D
Date: Sheet
22 36Monday, March 05, 2007
E
0.1
of
Page 23
5
4
3
2
1
MU1
AGND_LSD
AGND_LSD
DIBN
PWR+
AVdd
MC3
0.1uF
cap_0402_01uf
DIBP
DVdd
CX20548
12
16
15
2
14
1
MC2
0.1uF
cap_0402_01uf
TEST
DIBN
PWR
AVDD
DIBP
DVDD
AGND_LSD
RAC1
4
RAC
TAC1
5
TAC
EIC
11
EIC
R810 and C810 must be placed near pin 6 (RXI) and there should be no vias on the(RXI)net.
RXI
6
RXI
10
EIO
EIF
9
EIF
TXO
8
TXO
TXF
7
TXF
13
GPIO
VC
EP
3
17
VC_LSD
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DI VISIO N OF R &D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CON TAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
D D
DIB_P22
C C
B B
DIB_N22
MC12
GND
150pF
MJ4@
2 1
MJ5@
1 2
GND
DIBN_HS DIBP_HS
CAP_ 0402_150PF
MC13
150pF
CAP_ 0402_150PF
GND
MT1
2 3
1
MODEM-SMAR
4
MC6 47P_0 402_50V8J
CAP_ 0402_47PF
MC5
0.1uF
cap_0402_01uf
MC4
0.1uF
cap_0402_01uf
Revision History
Description
0
Initial Release
No changes to schematic. PCB updated to -003.
1
Updated footprints and corrected via spacing errors.
A A
Changed MC8 and MC9 pads. No schematic changes.
2
PCB updated to -005.
3
Added MR11 and MR12. PCB updated to -007.
4
Added MR13. PCB updated to -009.
4.01
AVL update only.
5
DateREV
April 26, 2005
August 18, 2005
November 3, 2005
November 18, 2005
January 3, 2006
April 20, 2006
4
RAC1_RING
MR3 6.81M
MR1 6.81M
res_0805_681m
MC11 0.1uF
MR2
237K
cap_0402_01uf
AGND_LSD
RX1_1
MR13 100_0402_5%
MMBD3004S
MMBD3004S
TAC1_TIP TIP_1
MC1 0.04 7uF
100.0V
RES_ 0402_100
2007/01/ 07 2008/01/ 12
5335R13-005
MBR1
AGND_LSD
142
@
MBR2
5335R13-005
MQ2 MMBTA42
MR4 110
5%
Compal S ecret Data
Deciphered Dat e
MFB2
3
ML1
Optional
MFB1
MC10 0.01uF
cap_0603_001uf
BRIDGE_CC
MQ1
MMBTA42
QBASE
MR8 56
5% RES_ 0603_56@
AGND_LSD
2
MC8
AGND_LSD
MR9 280
RES_ 1206_280
MQ3 MMBTA42
MR11
3.01
res_0 402_301
MR7
9.1
res_1206_91
RING_1
2
MRV1
MC9
MC7
470 pF470 pF
Omit
@
Note: MC8 and MC9 can be optionally populated here or behind the RJ-11 connector.
GND
MR5
MR6
280
280
RES_ 1206_280
RES_ 1206_280
BRIDGE _CC2
MQ4 MMBTA42
MR12
3.01
res_0402_301
Title
AMOM-CX20548
Size Document Number R ev
Date: Sheet of
1
MJ2
@
2 1
MJ1
@
2 1
MJ3
@
MR10 280
RES_ 1206_280
Compal Electronics, Inc.
LA-3733P
1
0.1
23 36Monday, March 05, 2007
Page 24
A
1 1
C354 0.47U_0603_10V7K
1 2
C356 0.47U_0603_10V7K
A
1 2
C359 0.47U_0603_10V7K
1 2
EC_MUTE#27
HP_OUTR22
HP_OUTL22
C357 0.47U_0603_10V7K
LINE_OUTR22
LINE_OUTL22
2 2
3 3
4 4
LINE_C_OUTR
1 2
LINE_C_OUTL
EC_MUTE#
HP_OUTR
HP_OUTL
B
U11
7
RIN+
17
RIN-
9
LIN+
5
LIN-
19
SHUTDOWN
cap. high 5.7mm
C364
+
100U_6.3V_M
1 2
+
100U_6.3V_M
1 2
C365
2N7002_SOT23-3
B
C
+5VS+5VAMP
R250 0_1206_5%
1 2
1
1
C349
2
2
0.1U_0402_16V4Z
100K_0402_5%
100K_0402_5%
Keep 10 mil width
C360
0.47U_ 0603_10V7K
Q11
2N7002_SOT23-3
2
G
Q13
S
2N7002_SOT23-3
Q14
S
2N7002_SOT23-3
G
2
10 dB
+5VS
12
12
R251
12
R254
@
B+
12
R259
330K_0402_5%
13
D
2
G
S
HP_OUTR+
HP_OUTL+
2007/01/07 2008/01/12
C
@
100K_0402_5%
12
R255 100K_0402_5%
B+
12
R260
330K_0402_5%
13
D
2
G
S
R252
MIC_EXT_L22
MIC_EXT_R22
Q12 2N7002_SOT23-3
Deciphered Date
C347
2
GAIN0
3
GAIN1
18
ROUT+
14
ROUT-
4
LOUT+
8
LOUT-
12
NC
10
BYPASS
TPA6017A2_TSSOP20
HP_OUT_R
HP_OUT_L
12
13
D
2
G
S
D
S
0.1U_0402_16V4Z
1
C348
2
SPKR+
SPKR-
SPKL+
SPKL-
2
1
EC_MUTE#
1 3
D
D
1 3
12
R264 1K_0402_5%
13
Q16
2
G
2N7002_SOT23-3
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS TH E PROPRIETARY PROPERTY OF COMPAL ELEC TRONICS, INC. AN D CONTAINS CONFIDEN TIAL AND TRADE SECRET INFORMATION. TH IS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF TH E COMPETENT DIVISION OF R &D DEPARTMENT EXCE PT AS AU THOR IZED BY COM PAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOU T PRIOR WRITTEN CON SENT OF COMPAL ELECTRONICS, INC.
http://hobi-elektronika.net
10U_0805_10V4Z
15
6
16
VDD
PVDD1
PVDD2
GND41GND311GND213GND1
GND5
20
21
R263
1K_0402_5%
Q15
D
SP02000D000 S W-CONN ACES 85204-04001 4P P1.25
MIC_EXT_L MICEXT_L
MIC_EXT_R MICEXT_R
C363 47P_0402_50V8J@
R261 0_0603_5%
HP_OUTR+
HP_OUTL+
R262 0_0603_5%
C366 47P_0402_50V8J @
DC230002X00 This is real footprint , JP18 & JP19 are temporary footprint
6 5
4 3
2 1
D
SPKL+ SPKL­SPKR+ SPKR-
MIC_IN_R22
MIC_DET#22
C361 47P_0402_50V8J@
12
R257 0_0603_5%
12
12
R258 0_0603_5%
12
C362 47P_0402_50V8J@
HP_DET#22
12
12
12
12
0201 ME changes part
E
SPEAKER
JP15
1
1
2
2
3
3
4
4
E&T_3801-04
CONN@
1
2
@
C350
47P_0402_50V8J
@
C351
47P_0402_50V8J
1
1
C352
C353
2
2
@
@
47P_0402_50V8J
47P_0402_50V8J
1
2
0201_delet 1 mic
SP02000D000 S W-CONN ACES 85204-02001 2P P1.25
C358 47P_0402_50V8J@
HP_DET#
PR
PL
Title
Size Document Number Re v
Date: Sheet
ACES_85204-02001_2P
12
MICIN_R
12
R256 0_ 0603_5%
MIC_DET#
3
2
3
@
1
SM05_SOT23
CONN@
SUYIN_010030FR006G101ZL_6P
2 5
4
3
6 1
JP18
2
D11
@
1
SM05_SOT23
0125 EMI request change part no.
HeadPhone Out/Line Out
CONN@
SUYIN_010030FR006G101ZL_6P
2 5
4
3
6 1
JP19
D12
0125 EMI request change part no.
Compal Electronics, Inc.
AMP & Audio Jack
LA-3733P
E
MIC INT In-R
JP17
1
1
2
2
3
G1
4
G2
ACES_8 5204-02001
CONN@
MIC EXT In
of
24 36Monday, March 05, 2007
8
7
8
7
0.1
Page 25
5
D D
Power ON/OFF
+3VALW
R267
Can NO STUFF
4.7K_0402_5%
D16
1
DAN202U_SC70
Q17 DTC124EK_SC59
+3VALW
12
2
3
R271
4.7K_0402_5%
ON/OFFBTN#
C C
Can NO STUFF
EC_ON
EC_ON27,30
1 2
ON/OFF
51ON#
1
O
1
2
G3I
C367
1000P_0402_50V7K
2
ON/OFF 27
51ON# 31
12
D17
RLZ20A_LL34
4
http://hobi-elektronika.net
NUM_LED#26,27
WL_BTN#27
ON/OFFBTN_LED#26,27
LID_SW#27
3
M/BtoS/B
+3VALW
+3VS
JP20
1
1
2
ON/OFFBTN#
WL_BTN# ON/OFFBTN_LED# WL_LED# LID_SW#
SP01000H400 S H-CONN ACES 85201-1005N 10P P1.0 ACES_85201-1005N_10P
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
GND
12
GND
ACES_85201-1005N
CONN@
M/B to SB(Caps Lock LED)
+3VALW
JP21
1
1
CAPS_LED#26,27
SP02000D000 S W-CONN ACES 85204-02001 2P P1.25 ACES_85204-02001_2P
2
2
3
G1
4
G2
ACES_85204-02001
CONN@
2
POWER LED(Left 1)
ON/OFFBTN_LED#
HSMB-C 172 BLUE_0805
Battery Charge LED(Left 2)
BAT_LED#27
SATA_LED#14
HSMB-C 172 BLUE_0805
HDD LED(Left 3)
HSMB-C 172 BLUE_0805
Wireless ON/OFF LED(Left 4)
R269
200_0402_5%
AMBER BLUE
WL_LED#
D18
2
G
LTST-C195TBKFKT_BLU/ORG
On (WL_ON#=L)-> Blue Off (WL_ON#=H)-> Amber
WL_LED#20
Orange
+5VS
BLUE
BLUE
BLUE
12
2
4
13
D
S
D13
21
D14
21
D15
21
12
R270 200_0402_5%
1
Blue
3
13
D
S
Q19 2N7002_SOT23-3
1
R265
1 2
200_0402_5%
R266
200_0402_5%
R268
1 2
200_0402_5%
WL_LED#_LIGHT
Q18
2
2N7002_SOT23-3
G
+3VALW
12
R272
10K_0402_5%
+3VALW
+3VS
+5VS
12
B B
+5VS
TouchPAD ON/OFF LED
12
12
R273
R274
200_0402_5%
+5VS
12
R277 10K_0402_5%
2N7002_SOT23-3
TP_LED#_LIGHT
A A
5
200_0402_5%
1
2
AMBERBLUE
Blue
D20
Orange
3
4
2
G
LTST-C195TBKFKT_BLU/ORG
13
D
On (TP_LED#=L)-> Blue
S
Off (TP_LED#=H)-> Amber
13
D
TP_LED#
Q23
2
2N7002_SOT23-3
G
S
Q22
D21, D25, D23 Footprint can not match part number.
0206_delet 14.1" TP
0206_delet 14.1" led
TP_LED# 27
4
3
4
SN100000F00 S TACT SW SMT1-05-A SPST HCH H1.5 4P SW_SMT1-05-A_4P
TP ON/OFF
SW2
SMT1-05-A_4P
1
2
5
6
1
1
2
2
TP_DA TA TP_CLK
C370
@
100P_0603_50V8J
EMI request
2
TP_CLK 27 TP_DA TA 2 7
+5V
R275
10K_0402_5%
1 2
TP_BTN #
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
TP_BTN # 2 7
ACES_85201-0405N
SP01000H300 S H-CONN ACES 85201-0405N 4P P1.0 ACES_85201-0405N_4P
2007/01/07 2008/01/12
3
+5V
JP22
1
1
2
2
3
3
4
4
5
G1
6
G2
CONN@
100P_0603_50V8J
Compal Secret Data
Deciphered Date
1
C368
@
0.1U_0 402_16V4Z
2
C369
@
T/P Board
2
3
D19 PSOT24C_SOT23-3
@
1
EMI request
SYSON27,28,32
Title
LED/SW
Size Document Number Re v
Date: Sheet of
+5VALW +5V
SI2301BDS-T1-E3_SOT23-3
S
12
R276
10K_0402_5%
13
D
SYSON
2
G
S
Compal Electronics, Inc.
LA-3733P
1
Q20
D
13
G
2
Q21 2N7002_SOT23-3
25 36Monday, March 05, 2007
0.1
Page 26
USB Port
+5VALW
U12
1 2 3
SYSON# USB_OC#0
4
GND IN IN EN#
G528P1UF_SO8
8
OUT
7
OUT
6
OUT
5
FLG
+USB_VCCA
USB20_N014
USB20_P014
USB_OC#0 14
0125 EMI request
USB20_N0
http://hobi-elektronika.net
220U_6.3V_M
C371
R328 0_0402_5%
1 2
L29
4
4
1
1
WCM2 012F2S-670T04_0805@
R329 0_0402_5%
1 2
0.1U_0 402_16V4Z
USB20_N0_R
3
3
USB20_P0_RUSB20_P0
2
2
D22
1
GND
2
I/O
PRTR5V0U2X_SOT143@
SUYIN_020173MR004G533ZR_4P
+USB_VCCA
1
1
1
+
C373
C372
1000P_0402_50V7K
2
2
2
0302_footprint error ; 1234 shift 4321
4
VCC
3
I/O
JP24
4
4
3
3
2
2
1
1
5
GND
6
GND
7
GND
8
GND
SUYIN_020173MR004S558ZL
CONN@
DC233000U00 CONN SUYIN 020173MR004S558ZL 4P USB SUYIN_020173MR004S558ZL_4P SP02000DX00 S W-CONN ACES 87213-1000G 10P P1.0
+USB_VCCA
USB20_N0_RUSB20_P0_R
0125 EMI request change EMI diode
+5VALW
JP23
1
1
2
2
3
3
USB20_N414
USB20_P414
USB20_N714 USB20_P714 USB_OC#414
SYSON#
SYSON#28,32
4 5 6 7 8 9
10
11 12
ACES_87213-1000G_10P
4 5 6 7 8 9 10
GND1 GND2
ACES_87213-1000G
CONN@
C375
0.1U_0 402_16V4Z
SMB_EC_CK127,35 SMB_EC_DA127,35
12
R279 47K_0402_5%
1
2
0.1U_0 402_16V4Z
2
C377
12
R280 47K_0402_5%
Q25 MMBT3904_SOT23
3 1
1
2
+3VS+5VALW+1.2V_HT
Q24
BSS138_SOT23
2
G
1
C376
0.1U_0 402_16V4Z
2
U14
8
A0
VCC
7
A1
WP
6
SCL
A2
5
SDA
GND
AT24C16 AN-10SI-2.7_SO8
12
13
D
S
1 2 3 4
R278 47K_0402_5%
HT_VLD
+3VALW+3VALW
12
12
R286 100K_0402_5%
R291 100K_0402_5%
HT_VLD 11,15
SPI ROM
+3VALW
20mils
1
C374
0.1U_0 402_16V4Z
FSEL#27
SPI_CLK27
2
1 2
R281 0_0402_5%
1 2
R282 0_0402_5%
FWR# FRD#
1 2
R283 0_0402_5%
SPI_CLK
FSEL#
FWR#
HOLD#
FRD#
U13
8
VCC
WP#
3
W
HOLD#
7
HOLD
SPI_FSEL#
1
S
SPI_CLK_R
6
C
5
D
WIESON G6179 8P SPICONN@
SP07000F500 S SOCKET WIESON G6179-100000 8P SPIFLASH WIESO_G6179-100000_8P
&U1
45level
45@
SST25LF080B_SO8-200m il
R285 0_0402_5%
1 2
R287 0_0402_5%
1 2
R288 0_0402_5%
1 2
R289 0_0402_5%
1 2
R290 0_0402_5%
1 2
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
4
VSS
SPI_SOSPI_FWR#
1 2
2
Q
R284 0_0402_5%
SPI_CLK_JP52
SPI_CS#_JP52
SPI_SI_JP52
SPI_HOLD#_0
SPI_SO_JP52
2007/01/07 2008/01/12
Compal Secret Data
FRD# 27FWR#27
Deciphered Date
LPC Debug Port
0201_change clk name
CLK_LPC_DEBUG13
LPC_FRAME#13,14,20,27
LPC_RST#13,27
LPC_AD013,20,27 LPC_AD113,20,27 LPC_AD213,20,27 LPC_AD313,20,27
ON/OFFBTN_LED#25,27
CAPS_LED#25,27 NUM_LED#25,27
VCC1_PWRGD27
Connect pin3 & 23 together and pin 24 to GND in 6/29.
Title
Size Document Number Re v
Date: Sheet of
Change from +3VL to +3VS. 6/9
Removed +3VS. 6/13
B+
JP25
1
Ground
2
LPC_PCI_CLK
3
Ground
4
LPC_FRAME#
5
+V3S
6
LPC_RESET#
7
+V3S
8
LPC_AD0
9
LPC_AD1
10
LPC_AD2
11
LPC_AD3
12
VCC_3VA
13
PWR_LED#
14
NUM_LED#
SPI_CLK_JP52 SPI_CS#_JP52 SPI_SI_JP52 SPI_SO_JP52 SPI_HOLD#_0
CAPS_LED#
15
NUM_LED#
16
VCC1_PWRGD
17
SPI_CLK
18
SPI_CS#
19
SPI_SI
20
SPI_SO
21
SPI_HOLD#
22
Reserved
23
Reserved
24
Reserved
ACES_87216-2404_24P
CONN@
Compal Electronics, Inc.
USB/BIOS ROM
LA-3733P
26 36Monday, March 05, 2007
0.1
Page 27
+3VALW_EC
1
2
0.1U_0 402_16V4Z
R303
4.7K_0402_5%
4.7K_0402_5%
0.1U_0 402_16V4Z
1
C378
2
+3VS +5VALW
12
12
R304
C379
1000P_0402_50V7K
12
12
R301
4.7K_0402_5%
4.7K_0402_5%
SMB_EC_DA1 SMB_EC_CK1 SMB_EC_DA2 SMB_EC_CK2
1
2
R302
0.1U_0 402_16V4Z
C380
1
2
EC DEBUG port
JP27
@
1
1
2
2
3
3
4
4
ACES_85205-0400
0201_delet debug port_function same to JP25
+5VALW
URX UTX
1000P_0402_50V7K
1
C382
C381
2
C385
@
1 2
15P_0402_50V8J
CLK_PCI_LPC13
+3VALW
12
C386 0.1 U_0402_16V4Z
R295
@
1 2
33_0402_5%
47K_0402_5%
R296
12
12
J1
JOPEN
1 2
10P_0402_50V8J
C387
3
NC
2
NC
32.768KHZ_12.5P_1TJS125DJ2A073
Y2
1 2
10P_0402_50V8J
C388
+3VALW_EC
http://hobi-elektronika.net
+3VALW
R293
12
0_0805_5%
U15
GATEA20
GATEA2015 KB_RST#15
SIRQ13
LPC_FRAME#13,14,20,26
LPC_AD313,20,26 LPC_AD213,20,26 LPC_AD113,20,26 LPC_AD013,20,26
LPC_RST#13,26
EC_SCI#15
SMB_EC_CK126,35 SMB_EC_DA126,35 SMB_EC_CK24 SMB_EC_DA24
SLP_S3#15 SLP_S5#15 EC_SMI#15
LID_SW#25
SUSP#28
PWR BTN_OUT#15
0208_delete PGD_IN
TP_BTN #25
ON/OFF25
NUM_LED#25,26
4
OUT
1
IN
KB_RST# SIRQ LPC_LFRAME # LPC_LAD3 LPC_LAD2 LPC_LAD1 LPC_LAD0
CLK_PCI_EC LPC_RST# ECRST# EC_SCI#
KSI0 KSI1 KSI2 KSI3 KSI4 KSI5 KSI6 KSI7 KSO0 KSO1 KSO2 KSO3 KSO4 KSO5 KSO6 KSO7 KSO8 KSO9 KSO10 KSO11 KSO12 KSO13 KSO14 KSO15
SMB_EC_CK1 SMB_EC_DA1 SMB_EC_CK2 SMB_EC_DA2
SLP_S3# SLP_S5# EC_SMI# LID_SW# SUSP# PWR BTN_OUT#
TP_BTN #
UTX URX
ON/OFF
NUM_LED#
CRY2
12
20M_0402_5%@
R306
CRY1
1
GA20/GPIO00
2
KBRST#/GPIO01
3
SERIRQ#
4
LFRAME#
5
LAD3
7
LAD2
8
LAD1
10
LPC & MISC
LAD0
12
PCICLK
13
PCIRST#/GPIO05
37
ECRST#
20
SCI#/GPIO0E
38
CLKRUN#/GPIO1D
55
KSI0/GPIO30
56
KSI1/GPIO31
57
KSI2/GPIO32
58
KSI3/GPIO33
59
KSI4/GPIO34
60
KSI5/GPIO35
61
KSI6/GPIO36
62
KSI7/GPIO37
39
KSO0/GPIO20
40
KSO1/GPIO21
41
KSO2/GPIO22
42
KSO3/GPIO23
43
KSO4/GPIO24
44
KSO5/GPIO25
45
KSO6/GPIO26
46
KSO7/GPIO27
47
KSO8/GPIO28
48
KSO9/GPIO29
49
KSO10/GPIO2A
50
KSO11/GPIO2B
51
KSO12/GPIO2C
52
KSO13/GPIO2D
53
KSO14/GPIO2E
54
KSO15/GPIO2F
81
KSO16/GPIO48
82
KSO17/GPIO49
77
SCL1/GPIO44
78
SDA1/GPIO45
79
SCL2/GPIO46
80
SDA2/GPIO47
6
PM_SLP_S3#/GPIO04
14
PM_SLP_S5#/GPIO07
15
EC_SMI#/GPIO08
16
LID_SW#/GPIO0A
17
SUSP#/GPIO0B
18
PBTN_OUT#/GPIO0C
19
EC_PME#/GPIO0D
25
EC_THERM#/GPIO11
28
FAN_SPEED1/FANFB1/GPIO14
29
FANFB2/GPIO15
30
EC_TX/GPIO16
31
EC_RX/GPIO17
32
ON_OFF/GPIO18
34
PWR_LED#/GPIO19
36
NUMLED#/GPIO1A
122
XCLK1
123
XCLK0
+3VALW_EC
12
+EC_AVCC
Int. K/B Matrix
L27 0_0603_5%
+EC_AVCC
+3VALW_EC
67
9
22
33
96
111
125
VCC
VCC
VCC
VCC
VCC
VCC
AVCC
INVT_PWM/PWM1/GPIO0F
BEEP#/PWM2/GPIO10
FANPWM1/GPIO12
ACOFF/FANPWM2 /GPIO13
PWM Output
BATT_TE MP/A D0/GP IO38
BATT_OVP/AD1/GPIO39
ADP_I/AD2/GPIO3A
AD Input
DA Output
PS2 Interface
SPI Device Interface
SPI Flash ROM
GPIO
SM Bus
GPIO
GND
GND
GND
11
24
35
94
1 2
C389
0.1U_0 402_16V4Z
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
SELIO2#/AD5/GPIO43
DAC_BRIG/DA0/GPIO3C
EN_DFAN1/DA1/GPIO3D
TP_CLK/PSCLK3/GPIO4E
TP_DATA/PSDAT3/GPIO4F
CIR_RLC_TX/GPIO41
FSTCHG/S ELIO#/G PIO50
BATT_CHGI_LED#/GPIO52
CAPS_LED#/GPIO53
BATT_LOW_LED#/GPIO54
SUSP_LED#/GPIO55
VR_ON/XCLK32K/GPIO57
EC_RSMRST#/GPXO03 EC_LID_OUT#/GPXO04
ICH_PWROK/GPXO06
GPO
WL_OFF#/GPXO09
PM_SLP_S4#/GPXID1
GPI
AGND
GND
GND
KB926QFB0_LQFP128_14X14
69
113
ECAGND
AD3/GPIO3B AD4/GPIO42
IREF/DA2/GPIO3E
DA3/GPIO3F
PSCLK1/GPIO4A PSDAT1/GPIO4B PSCLK2/GPIO4C PSDAT2/GPIO4D
SDICS#/GPXOA00 SDICLK/GPXOA01
SDIDO/GPXOA02
SDIDI/GPXID0
SPIDI/RD#
SPIDO/WR#
SPICLK/GPIO58
CIR_RX/GPIO40
SYSON/GPIO56
AC_IN/GPIO59
EC_ON/GPXO05
EC_SWI#/GPXO06
BKOFF#/GPXO08
ENBKL/GPXID2
L28
1 2
INV_PWM
21
FAN_PWM
23 26
ACOFF
27
63 64 65 66 75 76
DAC_BRIG
68 70
IREF
71 72
EC_MUTE#
83 84 85
TP_LED#
86
TP_CLK
87
TP_DA TA
88
97
R298 10K_0402_5%
98 99
WL_BTN#
109
FRD#
119
FWR#
120
SPI_CLK
126
FSEL#
128
SPICS#
73
VCC1_PWRGD
74
FSTCHG
89 90
CAPS_LED#
91
BAT_LED#
92
ON/OFFBTN_LED#
93
SYSON
95
VR_ON
121
ACIN
127
EC_RSMRST#
100
EC_LID_OUT#
101
EC_ON
102 103
MCP_PW RGD
104
BKOFF#
105
WL_OFF# KSI5
106 107
GPXO10
108
GPXO11
110 112 114
GPXID3
EC_THERM#
115
GPXID4
116
GPXID5
117
GPXID6
118
GPXID7
124
V18R
0_0603_5%
2007/01/07 2008/01/12
Compal Secret Data
BATT_TE MP BATT_OV P ADP_IN M/B_ID
R297 0_0402_5%@
1 2
12
R305 10K_0402_5%
BKOFF# 18 WL_OFF# 20
EC_THERM# 6,15
Deciphered Date
INV_PWM 12,18 FAN_PWM 4
ACOFF 30
BATT_TE MP 35 BATT_OV P 3 0 ADP_I 30
PM_DPRSLPVR 34
DAC_BRIG 18
IREF 30
EC_MUTE# 24
HDA_RST_AUDIO# 14,22
TP_LED# 25
TP_CLK 25 TP_DA TA 2 5
WL_BTN# 25
FRD# 26 FWR# 26 SPI_CLK 26 FSEL# 26
VCC1_PWRGD 26 FSTCHG 30
CAPS_LED# 25,26
BAT_LED# 25 ON/OFFB TN_LED# 25,26
SYSON 25,28,32
VR_ON 15,34 ACIN 15,30
EC_RSMRST# 15
EC_LID_OUT# 15
EC_ON 25,30
MCP_PW RGD 15
ECAGND
1 2
C384 0.0 1U_0402_16V7K
0207_
VGATE
VGATE 15,34
select SPI ROM or LPC ROM
NO OUTPUT, CONTROL BY MCP67
12
M/B_ID
0.1U_0 402_16V4Z
VCC 3.3V+/-5%
Ra 100K+/-5%
Board ID Rb V
0
00V0V0V
1
8.2K+/-5%
2
18K+/-5%
3
33K+/-5%
4
56K+/-5%
5
100K+/-5%
6
200K+/-5%
7
NC
JP26
KSI1
1
1
KSI7
2
2
KSI6
3
3
KSO9
4
4
KSI4
5
5
6
6
KSO0
7
7
KSI2
8
8
KSI3
9
9
KSO5
10
10
KSO1
11
11
KSI0
12
12
KSO2
13
13
KSO4
14
14
KSO7
15
15
KSO8
16
16
KSO6
17
17
KSO3
18
18
KSO12
19
19
KSO13
20
20
KSO14
21
21
KSO11
22
22
KSO10
23
23
KSO15
24
24
25
GND1
26
GND2
ACES_85201-24051
CONN@
SP01000FF00 85201-24051 24P P1.0 ACES_85201-24051_24P
Compal Electronics, Inc.
Title
EC KB926/KB co nn
Size Document Number Re v
Date: Sheet of
AD_BID
0.216V
0.436V
0.712V
1.036V
1.453V
1.935V
2.500V
LA-3733P
min V typ
TP_CLK
TP_DA TA
1
C383
2
AD_BIDVAD_BID
0.250V
0.503V
0.819V
1.185V
1.650V
2.200V
3.300V
For EMI
KSO15 KSO10 KSO11 KSO14
100P_1206_8P4C_50V8@
KSO13 KSO12 KSO3 KSO6
100P_1206_8P4C_50V8@
KSO8 KSO7 KSO4 KSO2
100P_1206_8P4C_50V8@
KSI0 KSO1 KSO5 KSI3
100P_1206_8P4C_50V8@
KSI2 KSO0 KSI5 KSI4
100P_1206_8P4C_50V8@
KSI7 KSI1
12
R292
100K_0402_5%
12
R29910K _0402_5%
R30010K _0402_5%
CP1
2 3 4 5
CP2
2 3 4 5
CP3
2 3 4 5
CP4
2 3 4 5
CP5
2 3 4 5
CP6
2 3 4 5
100P_1206_8P4C_50V8@
27 36Monday, March 05, 2007
Ra
Rb
R294 0_0402_5%
0.289V
0.538V
0.875V
1.264V
1.759V
2.341V
3.300V
+5V
12
12
max
81 7 6
81 7 6
81 7 6
81 7 6
81 7 6
81 7 6
0.1
Page 28
A
B
C
D
E
+3VALW to +3VS Transfer
B+
12
R309
330K_0402_5%
1 1
13
D
SUSP
2
G
S
1
C392
2
10U_0805_10V4Z
Q29 2N7002_SOT23-3
RUNON
8 7 6 5
AO4422_SO8
U16
S
D
S
D
S
D
G
D
12
R311
470_0402_5%
1
C400
0.01U_0402_16V7K
2
+3VS+3VALW
1 2 3 4
0.1U_0 402_16V4Z
10U_0805_10V4Z
1
1
C393
2
2
C394
+5VALW to +5VS Transfer
+5VS+5VALW
U18
1
8
S
D
2
7
S
D
3
6
1
C401
2
2 2
10U_0805_10V4Z
3 3
D
5
D
AO4422_SO8
S G
RUNON
4
0.1U_0 402_16V4Z
1
1
C403
C402
10U_0805_10V4Z
2
2
http://hobi-elektronika.net
+1.8V to +1.8VS Transfer
SI2306DS-T1 1N_SOT23
1
C395
1U_0603_10V4Z
2
R312
RUNON
1 2
60.4K_0402_1%
Q26
D
1 3
S
G
2
C399
0.1U_0603_25V7K
1 2
+1.8VS+1.8V
1
C396 1U_0603_10V4Z
2
+1.2VALW TO +1.2VS
+1.2VALW
U19
1
8
D
7
D
6
D
5
D
1
C406
4.7U_0 805_10V4Z
2
S
2
S
3
S
4
G
SI4856ADY-T1-E3_SO8
1 2
1
C404
4.7U_0 805_10V4Z
2
1 2
C407
0.1U_0603_25V7K
R315
60.4K_0402_1%
1
C405
1U_0805_25V4Z
2
RUNON
+1.2VS
Discharge circuit
R319
470_0402_5%
Q35 2N7002_SOT23-3
+1.8V
12
13
D
2
G
S
+5VS +3VS
12
R318
470_0402_5%
13
D
SUSP SUSP SYSON# SUSP SUSP SYSON#
2
G
S
Q34
4 4
2N7002_SOT23-3
12
13
D
2
G
S
R320
470_0402_5%
Q36 2N7002_SOT23-3
+1.8VS
12
13
D
2
G
S
R321
470_0402_5%
VLDT_EN#
Q37 2N7002_SOT23-3
2
G
+1.2V_HT
1 2
13
D
S
R322
470_0402_5%
Q38 2N7002_SOT23
+1.2VS +0.9V
12
R323
470_0402_5%
13
D
2
G
S
Q39 2N7002_SOT23-3
2
G
12
R324
470_0402_5%
13
D
S
Q40 2N7002_SOT23-3
+1.2VALW TO +1.2V_HT
1
+1.2VALW
H3 HOLEA
H5 HOLEA
H17 HOLEA
1
U17
8
D
7
D
6
D
5
D
SI4800BDY_SO8
1
C397
10U_0805_10V4Z
2
1
1
1
FM1
1
H4 HOLEA
H6 HOLEA
H18 HOLEA
FM2
1
1
1
C390
1U_0805_25V4Z
2
1
S
2
S
3
S
1.2VHT_GATE
4
G
C398
0.1U_0603_25V7K
1 2
H7
H8
HOLEA
HOLEA
1
H19 HOLEA
1
FM3
FM4
1
1
1
SYSON#
SYSON
SUSP
SUSP#
VLDT_EN#
VLDT_EN
H29 HOLEA
+5VALW
12
R308
100K_0402_5%
13
D
Q27
2
2N7002_SOT23-3
G
S
+5VALW
12
R314
100K_0402_5%
13
D
Q30
2
2N7002_SOT23-3
G
S
+5VALW
12
R316
100K_0402_5%
13
D
Q31
2
2N7002_SOT23-3
G
S
H30 HOLEA
1
1
+1.2V_HT
1
C391
10U_0805_10V4Z
2
R310
100K_0402_5%
12
R313
1 2
13
D
S
VLDT_EN#
2
G
Q28 2N7002_SOT23
1M_0402_1%@
01/24
H12
H9 HOLEA
1
FM5
H11
H10
HOLEA
HOLEA
1
1
1
FM7
FM6
1
1
H13
HOLEA
HOLEA
1
1
FM9
FM8
1
1
1
SYSON#26,32
SYSON25,27,32
B+
SUSP32,33
SUSP#27
VLDT_EN15
H15
H14 HOLEA
1
H26 HOLEA
1
FM11
FM10
1
H16
HOLEA
HOLEA
1
1
H28
H27
HOLEA
HOLEA
1
1
FM12
1
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE NTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPET ENT DIV ISION O F R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATI ON IT CO NTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL EL ECTRONICS , INC.
2007/01/07 2008/01/12
C
Compal Secret Data
Deciphered Date
Compal Electronics, Inc.
Title
Size Document Number Re v
D
Date: Sheet of
DC/DC Interface
LA-3733P
E
28 36Monday, March 05, 2007
0.1
Page 29
A
B
C
D
http://hobi-elektronika.net
1 1
VIN
PL1
PC1
12
100P_0402_50V8J
HCB4532KF-800T90_1812
1 2
12
PC2 1000P_0402_50V7K
PC3
100P_0402_50V8J
12
12
PC4
1000P_0402_50V7K
PCN1
2 2
ACES_88334-057N
ADPIN
1
1
2
2
3
3
4
4
5
5
PR1
1 2
1.5K_1206_5%
3 3
4 4
A
VIN
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS TH E PROPRIETARY PROPERTY OF COMPAL ELEC TRONICS, INC. AN D CONTAINS CONFIDEN TIAL AND TRADE SECRET INFORMATION. TH IS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF TH E COMPETENT DIVISION OF R &D DEPARTMENT EXCE PT AS AU THOR IZED BY COM PAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOU T PRIOR WRITTEN CON SENT OF COMPAL ELECTRONICS, INC.
B
2007/01/07 2008/01/12
Deciphered Date
C
Title
Size Document Number Re v
Custom
Date: Sheet
DC CONN
LA-3733P
D
29 36Monday, March 05, 2007
of
Page 30
A
http://hobi-elektronika.net
3 2 16
4
PQ8 RHU002N06_SOT323-3
VIN
12
PR22
10K_0402_1%
3.2V
12
RLZ4. 3B_LL34
7
12
PC6
PR38
1 2
1K_0402_5%
12
PR29 10K_0402_5%
VIN
0
P2
0.1U _0603_16V7K
1 2
8
P
G
4
12
PR7 150K_0402_5%
10K_0402_5%
1 2
PU4B LM358ADT_SO8
+
-
PQ2
FDS4435BZ_SO8
3 2 1 6
4
PR3 200K_0402_5%
MB39A126
12
PC15
IREF 27
ACIN 15,27
PACIN
PACIN 3 1
PR33
5
6
0.01U _0402_25V7K
VIN
PR2
47K_0402_5%
1 1
2 2
PR23
12
PR28
PC26
0.047U_0402_16V7K
3 3
4 4
FSTCHG27
PR5
47K_0402_1%
1 2
VIN
12
133K_0603_1%
PR27
2.15K _0402_1%
1 2
12
10K_0603_0. 1%
PC5
47P_0 402_50V8J
2
13
D
2
G
PQ6
S
RHU002N06_SOT323-3
PACIN
ACO FF#
3
2
12
PC28
0.022U_0402_16V7K
+3VALW
12
13
2
1 2
13
PQ5
DTC115EUA_SC70-3
PR10
1 2
3K_0402_5%
PD5
RLS4 148_LLDS2
1 2
PR18
1 2
1M_0402_5%
P2
12
PC24
0.1U _0603_25V7K
8
PU2A
P
+
1
O
-
G
LM393DG_SO8
4
PR30
1 2
75K_0402_1%
4
REF
5
ANODE
LMV431ACM5X_SOT23-5
PR34
47K_0402_1%
2
G
PQ12 DDTC115EUA-7-F_SOT323-3
A
2
CATHODE
P2
13
D
S
12
DTA1 44EUA_SC70-3
1 3
2
G
PU3
3
2
NC
1
NC
CS
PQ11 2N7002-7-F_SOT23-3
PQ1
FDS4435BZ_SO8
8 7
5
PQ4
13
D
S
PD4
1.24VREF
BATT_OVP27
8 7
5
ADP_I27
PR11 10K_0402_1%
1 2
12
12
PR15
10K_0 402_1%
12
1 2
PR21
150K_0402_1%
1
0
0.22U _0603_16V7K
VREF
PR16
34.8K _0603_1%
PC17
MB39A126
0.22U _0603_16V7K
12
PR24
VIN
8
3
P
+
2
-
G
4
PU4A LM358ADT_SO8
B
PC11
1 2
PC12 4700P_0402_25V7K
1 2
65W: PR46=34.8K 90W: PR46=21.0K
PR19 1K_0402_1%
1 2
12
100K_0402_1%
12
PC29
0.01U _0402_25V7K
B
PR8
10K_0402_5%
PR14 100K_0402_1%
PC18 2200P_0402_50V7K
1 2
PC22
1U_0603_6. 3V6M
12
PR31
340K_0402_1%
12
PR32
499K_0402_1%
12
PR35
105K_0402_1%
BATT
C
B+
P4
PL2 FBMA -L18-453215-900LMA90T_1812
1 2
12
12
PC7
CHG_B+
0.1U _0603_25V7K
24
+INC2
23
GND
22
CS
21
VCC
20
OUT
19
VH
18
XACOK
17
RT
16
-INE3
15
FB123
14
CTL
13
+INC1
+3VALW
PQ14
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DI VISIO N OF R &D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CON TAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
12
CS
PC14
0.1U _0603_25V7K
PC16
0.1U _0603_25V7K
1 2
PR20 47K_0402_1%
1 2
PR26
1500P_0402_50V7K
33K_0402_1%
MB39A126
1 2
PC25 10P_0 402_50V8J
1 2
CV=12.6V (6/12 CELLS LI-ION) CC=3.08A (6/12 CELLS LI-ION)
+3VALW
PR39
100K_0402_5%
1 2
13
D
S
100K_0402_5%
1 2
2
G
PR13
0_0402_5%
PC13
0.22U _0603_16V7K
1 2
1 2
PC23
1 2
PR12
C
12
PR36
100K_0402_1%
12
12
PR25 10K_0402_1%
12
ADP_I_A
12
RHU002N06_SOT323-3
PC30
0.01U _0402_25V7K
PR6
1 2
0.015 _2512_1%
PU1 MB39A 126PFV-ER_SSOP 24
1
-INC2
2
OUTC2
3
+INE2
4
-INE2
5
ACOK
6
VREF
7
ACIN
8
-INE1
9
+INE1
10
OUTC1
11
SEL
12
-INC1
12
12
PC9
PC8
PC10
4.7U _1206_25V6K
2200P_0402_50V7K
PD2
1 2
RB751V-40_SOD323-2 PD3
1 2
RB751V-40_SOD323-2
PC27 47P_0 402_50V8J
1 2
BATT_DET 35
Compal S ecret Data
Deciphered Dat e
PQ3
FDS4435BZ_SO8
3 2 1 6
4
CHG_B+
4.7U _1206_25V6K
16
243
PQ10
FDS4435BZ_SO8
578
16UH _SIL1 045R-160_4.1A_30%
1 2
12
PD1
EC31QS04
FSTCHG
8 7
5
PL3
EC_ON 25,27
ACO FF#
PR9 100K_0402_5%
+3VLP
PACIN
2
G
PQ9
RHU002N06_SOT323-3
PR17
1 2
0.02_ 2512_1%
Title
Size Document Number Rev
Custom
Date: Sheet
D
13
D
12
2
PQ7
G
S
13
D
S
RHU002N06_SOT323-3
12
PC20
PC19
10U_1 206_25VAK
Compal Electronics, Inc.
Monday, March 05, 2007
D
1 2
47K_0402_5%
PR37 10K_0402_5%
1 2
13
12
10U_1 206_25VAK
Charger
BATT
PR4
VIN
PQ13
DTC115EUA_SC70-3
2
12
PC21
10U_1 206_25VAK
ACOFF 27
BATT
of
3630
Page 31
A
B
C
D
E
http://hobi-elektronika.net
1 1
2 2
PL4
FBM-L11-322513-151LMAT_1210
B+
B++
12
12
PC33
2200P_0402_50V7K
10U_LF 919AS-100M-P3_4.5A_20%
12
PC34
10U_1206_25V6M
PL5
12
PQ15
FDS8884_SO8
PQ21
FDS8884_SO8
+5VALWP
B++
PC41
3 3
4 4
PR48
1
1 2
+
2
PR53
1 2
220U_6.3VM_R15
10.2K_0402_1%
@
0_0402_5%
PR51
12
47K_0402_5%
12
PC42
0.1U_ 0603_25V7K
0.1U_0603_50V4Z
578
3 6
241
578
3 6
241
VL
PR55
499K_0603_1%
PC31
1 2
DH_5V_B
2VREF_1999
MAINPW ON
12
12
PC46
0.047U_0603_16V7K
PR61
0_0402_5%
1 2
PR49
1 2
0_0402_5%
@
PR50
1 2
0_0402_5%@
1 2
PR52
10K_0402_5%
2VREF_1999
MAINPW ON 6,35
D
S
PR41 0_0402_5%
1 2
BST_5V
DH_5V
LX_5V
DL_5V
12
PR56
1 2
300K_0402_5%
PQ17
13
2
G
RHU002N06_SOT323-3
D
S
2
3
PD6 CHP202UPT_SOT323-3
1
B++
VL
1
PC40
2
4.7U_0805_10V4Z
18
PU5
14
BST5
LD05
16
DH5
15
LX5
19
DL5
21
OUT5
9
FB5
1
N.C.
6
SHDN#
4
ON5
3
ON3
12
SKIP#
8
REF
23
PC44
0.22U _0603_10V7K
VL
12
PR59 100K_0402_5%
13
2
G
PQ18
RHU002N06_SOT323-3
20
V+
GND
PC45
12
PC38
LDO3
25
1
2
4.7U_0805_10V4Z
PACIN 30
0.1U_ 0603_50V4Z
BST_3.3V_BBST_5V_B
VL
PR40
1 2
13
17
TON
VCC
ILIM3
ILIM5
BST3
DH3 DL3 LX3
OUT3
FB3
PGOOD
PRO#
MAX8734AEEI+_QSOP28
10
+3VLP
PR57 0_0402_5%
1 2
12
47_0402_5%
12
PC39
1U_0805_16V7K
5
11
28 26 24 27 22
7 2
13
D
S
RHU002N06_SOT323-3
PC35
0.1U_0603_16V7K
2VREF_1999
PR43 0_0402_5%
1 2
PR45
1 2
499K_0402_1%
@
BST_3.3V DH_3.3V DL_3.3V2VREF_ 1999 LX_3.3V
2
G
PQ19
0_0402_5%
PR44
1 2
1 2
PR46
499K_0402_1%
@
PR60 100K_0402_5%
1 2
PC32
0.1U_0603_50V4Z
1 2
B++
12
PR42 0_0402_5%
1 2
PR47
0_0402_5%
1 2
+3VLP
PR62
1 2
100K_0402_5%
PQ20 TP0610K-T1-E3_SOT23
1 3
PC36
2200P_0402_50V7K
2
12
PC37
DH_3.3V_B
SPOK 33
4.7U_ 1206_25V6K
PR63
100K_0402_5%
1 2
578
3 6
578
241
3 6
241
+3VLP
PQ16 FDS8884_SO8
PQ22 FDS8884_SO8
12
PL6
10U_LF 919AS-100M-P3_4.5A_20%
+3VALWP
PR54
1
1 2
+
3.57K_0402_1%
@
PC43 220U_6.3VM_R15
2
PR58
1 2
0_0402_5%
51ON#25
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS TH E PROPRIETARY PROPERTY OF COMPAL ELEC TRONICS, INC. AN D CONTAINS CONFIDEN TIAL AND TRADE SECRET INFORMATION. TH IS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF TH E COMPETENT DIVISION OF R &D DEPARTMENT EXCE PT AS AU THOR IZED BY COM PAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
A
B
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOU T PRIOR WRITTEN CON SENT OF COMPAL ELECTRONICS, INC.
2007/01/07 2008/01/12
C
Deciphered Date
Compal Electronics, Inc.
Title
Size Document Number Re v
D
Date: Sheet
3.3VALWP / 5VALWP
Monday, March 05, 2007
of
E
3631
Page 32
5
http://hobi-elektronika.net
PL7
FBMA -L11-322513-151LMA50T_1210
B+
12
D D
PC61 680P_0402_50V7K
SYSON25,27,28
C C
B B
PJP1
1 2
+5VALWP
PAD-OPEN 4x4m PJP3
1 2
+3VALWP
PAD-OPEN 4x4m
PJP4
2 1
PAD-OPEN 2x2m
PJP5
1 2
+1.8VP
A A
PAD-OPEN 4x4m
PJP7
1 2
+1.5VSP +1.5VS
PAD-OPEN 4x4m
5
1.8V_B+
12
12
PC62
2200P_0402_50V7K
1 2
PR64
0_0402_5%
MEM_VLD15
0208_add it
(4.5A,180mils ,Via NO.= 9)
+5VALW
(3A,120mils ,Via NO.= 6)
+3VALW
(400mA,20mils ,Via NO.= 1)
+2.5VS+2.5VSP
(7A,280mils ,Via NO.= 14)
+1.8V
(4A,160mils ,Via NO.=8)
12
PC69
10U_1 206_25V6M
470K_0402_5%
12
PR77
PC57
1U_06 03_10V6K
4
12
PR67
PC55
2200P_0402_25V7K
12
+3VLP +3VL
+1.2VALWP
+0.9VP
10_0402_5%
1000P_0402_50V7K
@
4
1M_0402_5%
12
2 1
PAD-OPEN 2x2m
1 2
PAD-OPEN 4x4m
PJP8
1 2
PAD-OPEN 3x3m
PR76
PC54
12
PR66
100K_0402_5%
1
2
3
4
PJP2
PJP6
PU6
+5VALW
12
12
14
16
15
NC
TON
VOUT
EN/PSV
VCCA
FB
PGD
NC5VSSA
PGND7DL
TP
6
17
12
PR71 10K_0603_1%
+1.2VALW
+0.9V
21
PD7
CH751H-40PT_SOD323-2
BOOT_1. 8V
PR65
1 2
0_0402_5%
13
BST
12
DH
11
LX
10
ILIM
9
VDDP
SC411MLTRT_MLPQ16_4X4
8
PR70
1 2
27K_0 603_0.1%
1 2
PC60 33P_0 402_50V8J
LX_1.8V
PR69
1 2
16.9K _0402_1%
12
BOOT1_1. 8V
PC59
1U_06 03_10V6K
(100mA,20mils ,Via NO.= 1)
(8A,320mils ,Via NO.= 16)
(2A,80mils ,Via NO.= 4)
3
1
PC53
2
10U_1206_25V 6M
@
1 2
PC56
0.1U _0402_16V7K
UG_1.8V
LG_1.8V
578
578
3 6
3 6
241
PQ23 FDS8884_SO8
241
PQ24 FDS6690AS_NL_SO8
2
3.3UH_SIL1045R-3R3PF_8.2A_30%
12
PR68
4.7_1206_5%@
12
PC58 680P_0603_50V7K@
(400mA,40mils ,Via NO.= 1)
PU8 A PL5508-25DC -TRL_SOT89-3
2
+3VS
0208_use SYSON# to turn on
SYSON#26,28
SUSP28,33
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DI VISIO N OF R &D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CON TAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
12
PC70
1U_06 03_10V6K
+1.8V
12
PC63
10U_0805_10V4Z
1 2
PR73
0_0402_5%
RHU002N06_SOT323-3
1 2
PR75
0_0402_5%
12
@
PC68
2007/01/ 07 2008/01/ 12
IN
OUT
GND
1
12
PC64
10U_0805_10V4Z
@
PQ25
13
D
2
G
S
0.1U _0402_16V7K@
Compal S ecret Data
Deciphered Dat e
3
12
PR72 1K_0402_1%
12
PR74
1K_0402_1%
2
PL8
1 2
12
PC71
4.7U _0805_6.3V6K
12
0.1U _0402_16V7K
PC66
+2.5VSP
12
PR78 150_1206_5%
PU7
VIN1VCNTL
2
GND
3
VREF
4
VOUT
G2992F1U_SO8
12
PC67 10U_1 206_6.3V7K
1
+1.8VP
1
12
12
+
PC51
PC50
2
6
5
NC
7
NC
8
NC
9
TP
PC52
220U_6.3VM_R15
0.1U _0402_16V7K
0.1U _0402_16V7K
+5VALW
12
PC65 1U_06 03_16V6K
+0.9VP
Compal Electronics, Inc.
Title
1.8VP/0.9VSP/2.5VSP
Size Document Number R ev
Date: Sheet
LA-3733P
1
of
32 36Monday, March 05, 2007
0.1
Page 33
5
http://hobi-elektronika.net
4
3
2
1
PL9
FBMA -L11-322513-151LMA50T_1210
B+
D D
C C
B B
A A
12
12
12
PC81
PC82
2200P_0402_50V7K
10U_1 206_25V6M
PR88
470K_0402_5%
SPOK31
10U_1 206_6.3V7K
PR91 0_0402_5%
1 2
SUSP28,32
PC88
0.1U _0402_16V7K@
12
1U_06 03_10V6K
PC83
N9
12
2
G
12
PR86
10_0402_5%
1 2
0_0402_5%
PR79
2200P_0402_25V7K@
12
PC77
+1.8V +1.8V
12
PR89
1K_0402_1%
13
D
PQ26
S
RHU002N06_SOT323-3
1000P_0402_50V7K
PC76
12
VREF1.5
12
PR90
5.1K _0402_1%
12
PR87
1M_0402_5%
PC74
12
@
100K_0402_5%
12
PC87
0.1U _0402_16V7K
+5VALW
12
21
PD8
12
CH751H-40PT_SOD323-2
+1.2V_BOOT
PR80
1 2
16
15
TON
EN/PSV
NC5VSSA
6
PU10 G2992F1U_SO8
VIN1VCNTL
2
GND
3
VREF
4
VOUT
12
PC86 10U_1 206_6.3V7K
0_0402_5%
14
13
NC
BST
DH
LX
ILIM
VDDP
PGND7DL
SC411MLTRT_MLPQ16_4X 4
8
+1.2V_LG
PR84
1 2
14K_0 402_1%
1 2
12
PR85
10K_0402_1%
NC
NC
NC
TP
+1.2V_UG
12
+1.2V_LX
11
10
9
PC80 33P_0 402_50V8J
6
5
7
8
9
+1.5VSP
1 2
PR81
PU9
1
VOUT
2
VCCA
3
FB
4
PGD
TP
17
+1.2V_BOOT1
PR83
1 2
15.8K _0402_1%
12
PC79 1U_06 03_10V6K
PC84
1U_06 03_10V6K
+5VALW
B+++
1
PC73
2
10U_1 206_25V6M
@
1 2
PC75
0.1U _0402_16V7K
578
3 6
578
3 6
241
241
PQ27 FDS8 884_SO8
PQ28
FDS6670S_SO8~D
PL10
1UH_SIL104-1R0-R_11A_30%
1 2
12
PR82
@
4.7_1 206_5%
12
PC78 680P_0603_50V7K@
PC85
4.7U _0805_6.3V6K
+1.2VALWP
1
12
+
PC72
2
330U_4V_M
5
4
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DI VISIO N OF R &D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CON TAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
3
Compal S ecret Data
2007/01/ 07 2008/01/ 12
Deciphered Dat e
2
Compal Electronics, Inc.
Title
1.2V_VP/1.5VSP/1.05VP
Size Document Number R ev
Date: Sheet
LA-3733P
of
33 36Monday, March 05, 2007
1
0.1
Page 34
5
+3VS
D D
PR99
10K_0402_1%
VID06
VID16
VID26
VID36
VID46
VID56
VGATE15,27
+3VS
PR114
1 2
PC95
0.1U_0402_16V7K
1 2
PR123
31.6K_0402_1%
169K_0603_1%
0_0402_5%
1 2
PR126
2
G
1 2
PR95 0_0402_5%
1 2
PR115
100K_0402_1%@
1 2
PR119 10K_0402_1%
CPU_B+
12
N79
13
D
PQ29 2N7002LT1G_SOT23-3
S
PR129
100K_0402_1%
N71
N83
2
PR122 200K_0402_1%
C C
VR_ON15,27
PM_DPRSLPVR27
8774REF
B B
PSI#6
A A
12
PR100 0_0402_5%
12
PR102 0_0402_5%
12
PR104 0_0402_5%
12
PR105 0_0402_5%
12
PR106 0_0402_5%
12
PR108 0_0402_5%
1 2
PR110 0_0402_5%
1 2
PR111 100K_0402_1%
PC93 150P_0402_50V8J
PC96
PC97 470P_0402_50V8J
1 2
12
PR130
100K_0402_1%
N72
2
G
1
PQ34 PMBT2222A_SOT23-3
3
0.1U_0603_25V7K
+5VS
12
13
D
S
1 2
PR116 7 1.5K_0402_1%
1 2
PQ31 2N7002LT1G_SOT23-3
12
12
PR127 0_0402_5%
12
PR98 10_0402_5%
PC114
2.2U_0603_10V6K
1 2
8774VCC
8774PWRGD
8774PHASEGD
8774VCC
8774SHDN#
8774TIME
12
8774CCV
8774POUT
8774REF
8774TON
8774OFS
12
4
http://hobi-elektronika.net
+5VS
PC102
PR94
THRM
PGND1
PGND2
GNDS
12
12
BST1
CSP1
CSN1
BST2
CSP2
CSN2
12
PC113
VDD
DH1
LX1
DL1
GND
IC
FB
CCI
DH2
LX2
DL2
N70
CPU_VSS_SENSE6
1 2
2.2U_0603_6.3V6K
25
5
8774BST1 8774BST1A
30
8774DH1
29
8774LX1
28
8774DL1
26
27
8774CSP1
16
8774CSN1
15
AGND
18
40
8774FB
11
8774CCI N77
9
8774BST2
20
8774DH2
21
8774LX2
22
8774DL2
24
23
8774CSP2
13
8774CSN2
14
12
PR131 100_0402_1%
D0
D1
D2
D3
D4
D5
8774SKIP#
PU11 MAX8774GTL+_TQFN40
19
VCC
31
D0
32
D1
33
D2
34
D3
35
D4
36
D5
1
PWRGD
17
PHASEGD
37
TWO-P H
38
SHDN#
6
TIME
8
CCV
3
POUT
10
REF
7
TON
2
OFS
4
VRHOT#
39
SKIP#
41
4700P_0402_25V7K
EP
10_0402_5%
PR103
2.2_0402_5%
1 2
PR117 2K_0402_1%
1 2
1 2
PC94 470P_0402_50V8J
3
PC119
0.22U_0603_16V7K
1 2
PC91 4700P_0402_25V7K
1 2
1 2
PR118 20K_0402_1%
1 2
2.2_0402_5%
PR125
8774BST2A
12
PC103
0.22U _0603_16V7K
PC105
12
4700P_0402_25V7K@
PR101 0_0402_5%
1 2
1 2
PR128 0_0402_5%
AO4456_SO8
N78
PQ32
2
CPU_B+ B+
N82
12
PC89
@
3 5
578
4700P_0402_25V7K
1 2
PR120 0_0402_5%
3 5
578
3 6
1 2
PR97 0_0402_5%
PQ35 SI7840DP-T1-E3_SO8
PQ36
241
AO4456_SO8
3 6
241
PQ30 SI7840DP-T1-E3_SO8
241
578
241
12
10U_1206_25V6M
PC109
578
3 6
PQ33
AO4456_SO8
3 6
241
AO4456_SO8
241
12
12
12
PC111
0.01U _0402_25V7K
PC112
2200P_0402_50V7K
PC108
10U_1206_25V6M
PC110
0207_power check footprint
PR92
PQ37
@
PR107
@
4.7_1206_5%
4.7_1206_5%
12
1 2
N76
12
0.36UH_PCMC104T-R36MN1R17_30A_20%
12
1 2
N81
12
PD9 EC31QS04
PC90
680P_0603_50V8J
@
CPU_B+
12
12
PC98
PC99
10U_1206_25V6M
10U_1206_25V6M
PC100
0.36UH_PCMC104T-R36MN1R17_30A_20%
12
PD10 EC31QS04
680P_0603_50V8J
PC104
@
12
0.01U _0402_25V7K
1
+
68U_25V_M
2
@
1 2
PR109
4.22K_0402_1%
PR112
2.1K_0402_1%
1 2
12
PC101
2200P_0402_50V7K
PR93
4.22K_0402_1%
1 2
PR96
2.1K_0402_1%
1 2
PC92
0.22U_0603_16V7K
1 2
PC106
0.22U_0603_16V7K
FBMA- L18-453215-900LMA90T_1812
1 2
12
PC107
1000P_0402_50V7K
PL13
10KB_0603_5%_ERTJ1VR103J
N80
1 2
1 2
1 2
PL11
10KB_0603_5%_ERTJ1VR103J
N75
1 2
1 2
PL12
PH1
PR121 100_0402_1%
PH2
1
N73N74
CPU_VCC_SENSE 6
12
PR113 10_0402_5%
12
PR124 0_0402_5%
+CPU_CORE
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS TH E PROPRIETARY PROPERTY OF COMPAL ELEC TRONICS, INC. AN D CONTAINS CONFIDEN TIAL AND TRADE SECRET INFORMATION. TH IS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF TH E COMPETENT DIVISION OF R &D DEPARTMENT EXCE PT AS AU THOR IZED BY COM PAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOU T PRIOR WRITTEN CON SENT OF COMPAL ELECTRONICS, INC.
2007/01/07 2008/01/12
3
Deciphered Date
Compal Electronics, Inc.
Title
Size Document Number Re v
2
Date: Sheet
+CPU_CORE
LA-3733P
1
0.1
of
34 36Monday, March 05, 2007
Page 35
A
PCN2
1 1
TYCO_C-1746706_6P
2 2
BATT+
6
EC_SMD
5
SMD
EC_SMC
4
SMC
3
RES
2
TS
1
GND
PR135
100_0402_5%
12
12
PR136 100_0402_5%
0208_refer to SPARTAN
BATT_DET 30
PR132
@1K_0402_5%
PD11 @SM05_SOT23
3
1
2
PR133
6.49K_0402_1%
1 2
12
PR134 1K_0402_5%
B
http://hobi-elektronika.net
12
+3VL
SMB_EC_DA1
SMB_EC_CK1
3
BATT_TEMP 27
VMB
PL14
HCB4532KF-800T90_1812
1 2
12
2
1
PD12 @SM24.TC_SOT23-3
PC118 1000P_0402_50V7K
SMB_EC_DA1 26,27
SMB_EC_CK1 26,27
PH1 under CPU botten side :
CPU thermal protection at 90 +-3 degree C Recovery at 47 +-3 degree C
12
PC115
0.01U_0402_50V4Z
BATT
C
D
12
PC117
1000P_0402_50V7K
PR137
47K_0402_1%
1 2
8
PU2B
5
P
+
O
6
-
G
LM393DG_SO8
4
Deciphered Date
+5VS
PR138 10K_0402_5%
1 2
13
7
C
D
2
G
S
Title
Size Document Number Re v
Custom
LA-3733P
Date: Sheet
MAINPWON 6,31
PQ38 RHU002N06_SOT323-3
Compal Electronics, Inc.
BATTERY CONN
D
3536Monday, March 05, 2007
of
+5VS
12
3 3
0.22U_0603_10V7K
4 4
A
CPU
PH3
10K_TH1 1-3H103FT_0603_1%
PR139
15K_0603_1%
1 2
1 2
+5VS
PR140
150K_0402_1%
12
PR141
12
PC116
2.55K_0603_1%
Security Classification
Issued Date
THIS SHEET OF ENGINEERING DRAWING IS TH E PROPRIETARY PROPERTY OF COMPAL ELEC TRONICS, INC. AN D CONTAINS CONFIDEN TIAL AND TRADE SECRET INFORMATION. TH IS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF TH E COMPETENT DIVISION OF R &D DEPARTMENT EXCE PT AS AU THOR IZED BY COM PAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOU T PRIOR WRITTEN CON SENT OF COMPAL ELECTRONICS, INC.
B
12
PR142
150K_0402_1%
2007/01/07 2008/01/12
Page 36
5
4
3
2
1
9HUVLRQFKDQJHOLVW3,5/LVW 3DJHRI
http://hobi-elektronika.net
5HDVRQIRUFKDQJH 3* 0RGLI\/LVW 3KDVH,WHP
D D
1
3RZHUVHFWLRQ
'DWH
2
3
4
C C
5
6
7
8
B B
9
10
11
12
13
A A
14
Compal Electronics, Inc.
Title
THIS SHEET OF ENGINEERING D RAWING IS THE PROPRIET ARY PROPERTY OF COMPAL ELECTRONI CS, INC. AND CONTA INS C ONFI DENT IAL
AND TRADE SECRET INFORM ATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE C USTODY OF THE COM PETEN T DIV ISION OF R &D DEPARTMENT EXCEPT AS AUTHORI ZED BY COMPAL ELECTRONICS, I NC. NEITHER THI S SHEET NOR THE INF ORMAT ION IT CO NTAI NS
5
4
MAY BE USED BY OR DISCLOSED TO ANY THI RD PARTY WITHOUT PRI OR WRITTEN CONSENT OF COMPAL ELECTRON ICS, INC .
3
2
PWR PIR
Size Document Number Re v
Custom
Date : Sh eet
36 36Monday, March 05, 2007
of
1
0.1
Page 37
5
4
http://hobi-elektronika.net
3
2
1
Power On Sequence (AC IN mode)
ACIN
+5VALW/+3VALW
-->EC
+1.2VALW
EC_RSMRST# (PWRGD_SB)
ON_OFF
PWRBTN_OUT# (PWRBTN#)
SLP_S5#
SYS_ONEC-->PWR
+1.8V/+0.9V
MEM_VLD
SLP_S3#
SUSP#
+5VS/+3VS +1.8VS/+1.2VS
MCP_PWRGD (PWRGD)
VR_ON
(CPUVDD_EN)
CPU_CORE
VGATE
(CPU_VLD)
VLDT_EN (MCPVDD/HT_EN)
+1.2V_HT
HT_VLD (MCPVLD/HT_VLD)
CPUCLK/#
HT_CPU_PWRGD (HT_MCP_PWRGD)
KB_RST#
LPC_RST#
HTCPU_RST# (HT_MCP_RST#)
10~12ms
>0ms
10~15ms
>0ms
>0ms
>0ms
50~73ms
>0ms
10~15ms
>0ms
>0ms
>0ms
max :70ms
1~128ms
1~100ms
D D
EC-->MCP67
EC-->MCP67
MCP67-->EC
PU6-->MCP67
C C
MCP67-->EC
EC-->PWR
EC-->MCP67
MCP67-->PU11
B B
PU11-->MCP67
MCP67-->PWR
PWR-->MCP67
MCP67-->CPU
EC-->MCP67
A A
MCP67-->LPC
MCP67-->CPU
5
4
3
2
1
Loading...