R
Spartan Family of One-Time
Programmable Configuration
PROMs (XC17S00)
DS030 (v1.8) October 10, 2001 |
Product Specification |
Introduction
The Spartan™ family of PROMs provides an easy-to-use, cost-effective method for storing Spartan device configuration bitstreams.
When the Spartan device is in Master Serial mode, it generates a configuration clock that drives the Spartan PROM. A short access time after the rising clock edge, data appears on the PROM DATA output pin that is connected to the Spartan device DIN pin. The Spartan device generates the appropriate number of clock pulses to complete the configuration. Once configured, it disables the PROM. When a Spartan device is in Slave Serial mode, the PROM and the Spartan device must both be clocked by an incoming signal.
For device programming, either the Xilinx Alliance or the Foundation series development systems compiles the Spartan device design file into a standard HEX format which is then transferred to most commercial PROM programmers.
Spartan PROM Features
•Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for Spartan, Spartan-XL, and Spartan-II FPGA devices
•Simple interface to the Spartan device requires only one user I/O pin
•Programmable reset polarity (active High or active Low)
•Low-power CMOS floating gate process
•Available in 5V and 3.3V versions
•Available in compact plastic 8-pin DIP, 8-pin VOIC, or 20-pin SOIC packages.
•Programming support by leading programmer manufacturers.
•Design support using the Xilinx Alliance and Foundation series software packages.
•Guaranteed 20 year life data retention
Spartan FPGA |
Configuration Bits |
Compatible Spartan PROM |
|
|
|
XCS05 |
53,984 |
XC17S05 |
|
|
|
XCS05XL |
54,544 |
XC17S05XL |
|
|
|
XCS10 |
95,008 |
XC17S10 |
|
|
|
XCS10XL |
95,752 |
XC17S10XL |
|
|
|
XCS20 |
178,144 |
XC17S20 |
|
|
|
XCS20XL |
179,160 |
XC17S20XL |
|
|
|
XCS30 |
247,968 |
XC17S30 |
|
|
|
XCS30XL |
249,168 |
XC17S30XL |
|
|
|
XCS40 |
329,312 |
XC17S40 |
|
|
|
XCS40XL |
330,696 |
XC17S40XL |
|
|
|
XC2S50 |
559,232 |
XC17S50XL |
|
|
|
XC2S100 |
781,248 |
XC17S100XL |
|
|
|
XC2S150 |
1,040,128 |
XC17S150XL |
|
|
|
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS030 (v1.8) October 10, 2001 |
www.xilinx.com |
1 |
Product Specification |
1-800-255-7778 |
|
Spartan Family of One-Time Programmable Configuration PROMs (XC17S00)
R
Pin Description
Table 1: Spartan PROM Pinouts
|
|
|
|
8-pin |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
PDIP and |
20-pin |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Pin Name |
VOIC |
SOIC |
|
|
|
|
|
|
|
|
|
|
Pin Description |
||||||||||
|
|
|
|
|
|
|
|
|
|||||||||||||||
DATA |
1 |
1 |
|
Data output, High-Z state when either |
|
or |
|
are inactive. During programming, |
|||||||||||||||
CE |
OE |
||||||||||||||||||||||
|
|
|
|
|
|
|
the DATA pin is I/O. Note that |
OE |
can be programmed to be either active High or |
||||||||||||||
|
|
|
|
|
|
|
active Low. |
||||||||||||||||
|
|
|
|
||||||||||||||||||||
CLK |
2 |
3 |
Each rising edge on the CLK input increments the internal address counter, if both |
||||||||||||||||||||
|
|
|
|
|
|
|
CE |
and |
OE |
are active. |
|||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||
|
|
|
|
3 |
8 |
|
When High, this input holds the address counter reset and puts the DATA output in |
||||||||||||||||
RESET/OE |
|
|
|||||||||||||||||||||
|
|
|
|
|
|
|
a high-impedance state. The polarity of this input pin is programmable as either |
||||||||||||||||
(OE/RESET) |
|
|
|
||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
RESET/OE or OE/RESET. To avoid confusion, this document describes the pin as |
||||||||||||||||||||
|
|
|
|
|
|
|
|||||||||||||||||
|
|
|
|
|
|
|
|
|
although the opposite polarity is possible on all devices. When RESET |
||||||||||||||
|
|
|
|
|
|
|
RESET/OE, |
||||||||||||||||
|
|
|
|
|
|
|
is active, the address counter is held at zero, and the DATA output is in a |
||||||||||||||||
|
|
|
|
|
|
|
high-impedance state. The polarity of this input is programmable. The default is |
||||||||||||||||
|
|
|
|
|
|
|
active High RESET, but the preferred option is active Low |
RESET, |
because it can |
||||||||||||||
|
|
|
|
|
|
|
be driven by the FPGAs |
INIT |
pin. |
||||||||||||||
|
|
|
|
|
|
|
The polarity of this pin is controlled in the programmer interface. This input pin is |
||||||||||||||||
|
|
|
|
|
|
|
easily inverted using the Xilinx HW-130 programmer software. Third-party |
||||||||||||||||
|
|
|
|
|
|
|
programmers have different methods to invert this pin. |
||||||||||||||||
|
|
|
|
|
|||||||||||||||||||
|
CE |
4 |
10 |
When High, this pin disables the internal address counter, puts the DATA output in |
|||||||||||||||||||
|
|
|
|
|
|
|
a high-impedance state, and forces the device into low-ICC standby mode. |
||||||||||||||||
GND |
5 |
11 |
GND is the ground connection. |
||||||||||||||||||||
|
|
|
|
|
|||||||||||||||||||
VCC |
7, 8 |
18, 20 |
|
The VCC pins are to be connected to the positive voltage supply. |
Notes:
1.Pins not listed in the table are reserved and must not be externally connected.
Controlling PROMs
Connecting the Spartan device with the PROM:
•The DATA output of the PROM drives the DIN input of the lead Spartan device.
•The Master Spartan device CCLK output drives the CLK input of the PROM.
•The RESET/OE input of the PROM is driven by the INIT output of the Spartan device. This connection assures that the PROM address counter is reset before the start of any (re)configuration, even when a reconfiguration is initiated by a VCC glitch. Other methods—such as driving RESET/OE from LDC or system reset—assume that the PROM internal power-on-reset is always in step with the FPGAs internal power-on-reset, which may not be a safe assumption.
•The CE input of the PROM is driven by the DONE output of the Spartan device, provided that DONE is not permanently grounded. Otherwise, LDC can be used to drive CE, but must then be unconditionally
High during user operation. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary supply current of 10 mA maximum.
FPGA Master Serial Mode Summary
The I/O and logic functions of the Configurable Logic Block (CLB) and their associated interconnections are established by a configuration program. The program is loaded either automatically upon power up, or on command, depending on the state of the Spartan device MODE pin. In Master Serial mode, the Spartan device automatically loads the configuration program from an external memory. The Spartan PROM has been designed for compatibility with the Master Serial mode.
Upon power-up or reconfiguration, the Spartan device enters the Master Serial mode when the MODE pin is Low. Data is read from the PROM sequentially on a single data line. Synchronization is provided by the rising edge of the temporary signal CCLK, which is generated during configuration.
2 |
www.xilinx.com |
DS030 (v1.8) October 10, 2001 |
|
1-800-255-7778 |
Product Specification |
R
Spartan Family of One-Time Programmable Configuration PROMs (XC17S00)
Master Serial mode provides a simple configuration interface (Figure 1). Only a serial data line and two control lines are required to configure the Spartan device. Data from the PROM is read sequentially, accessed via the internal address and bit counters which are incremented on every valid rising edge of CCLK.
If the user-programmable, dual-function DIN pin on the Spartan device is used only for configuration, it must still be held at a defined level during normal operation. The Spartan family takes care of this automatically with an on-chip default pull-up resistor.
Programming the FPGA With Counters
Unchanged Upon Completion
When multiple-configurations for a single Spartan device are stored in a PROM, the OE pin should be tied Low. Upon power-up, the internal address counters are reset and configuration begins with the first program stored in memory. Since the OE pin is held Low, the address counters are left
unchanged after configuration is complete. Therefore, to reprogram the FPGA with another program, the DONE line is pulled Low and configuration begins at the last value of the address counters.
This method fails if a user applies RESET during the Spartan device configuration process. The Spartan device aborts the configuration and then restarts a new configuration, as intended, but the PROM does not reset its address counter, since it never saw a High level on its OE input. The new configuration, therefore, reads the remaining data in the PROM and interprets it as preamble, length count etc. Since the Spartan device is the Master, it issues the necessary number of CCLK pulses, up to 16 million (224) and DONE goes High. However, the Spartan device configuration will be completely wrong, with potential contentions inside the Spartan device and on its output pins. This method must, therefore, never be used when there is any chance of external reset during configuration.
Spartan |
|
|
|
Master Serial |
3.3V |
|
|
|
|
|
|
MODE |
|
VCC |
|
|
|
|
|
|
4.7K |
|
|
|
|
VCC |
VCC |
DIN |
DATA |
|
|
CCLK |
CLK |
Spartan |
|
DONE |
CE |
PROM |
|
|
|
||
INIT |
OE/RESET |
|
(Low Resets the Address Pointer)
CCLK (Output)
DIN
DOUT
(Output)
DS030_01_101001
Figure 1: Master Serial Mode. The one-time-programmable Spartan PROM supports automatic loading of configuration programs. An early DONE inhibits the PROM data output one CCLK cycle before the Spartan FPGA I/Os become active.
DS030 (v1.8) October 10, 2001 |
www.xilinx.com |
3 |
Product Specification |
1-800-255-7778 |
|