The M41T00S is a low-power serial real-time clock (RTC) with a built-in 32.768 kHz
oscillator (external crystal controlled). Eight bytes of the SRAM (see Table 2 on page 13) are
used for the clock/calendar function and are configured in binary coded decimal (BCD)
format. Addresses and data are transferred serially via a two line, bidirectional I
The built-in address register is incremented automatically after each WRITE or READ data
byte.
The M41T00S has a built-in power sense circuit which detects power failures and
automatically switches to the battery supply when a power failure occurs. The energy
needed to sustain the clock operations can be supplied by a small lithium button supply
when a power failure occurs. The eight clock address locations contain the century, year,
month, date, day, hour, minute, and second in 24-hour BCD format. Corrections for 28, 29
(leap year - valid until year 2100), 30 and 31 day months are made automatically.
The M41T00S is supplied in an 8-pin SOIC.
Figure 1.Logic diagram
V
V
BAT
CC
2
C interface.
Table 1.Signal names
XIOscillator input
XOOscillator output
FT/OUTFrequency test / output driver (open drain)
SDASerial data input/output
SCLSerial clock input
V
BAT
V
CC
V
SS
XI
XO
SCL
SDA
M41T00S
V
SS
Battery supply voltage
Supply voltage
Ground
FT/OUT
AI09165
Doc ID 10772 Rev 55/28
DescriptionM41T00S
Figure 2.8-pin SOIC connections
V
1
XI
2
XO
V
BAT
V
SS
M41T00S
3
45
8
CC
FT/OUT
SCL
(1)
7
6
SDA
AI09166
1. Open drain output
Figure 3.Block diagram
REAL TIME CLOCK
CALENDAR
OSCILLATOR FAIL
CIRCUIT
RTC &
CALIBRATION
CRYSTAL
32KHz
OSCILLATOR
SDA
SCL
V
CC
V
BAT
V
V
1. Open drain output
SO
PFD
I2C
INTERFACE
WRITE
PROTECT
COMPARE
FREQUENCY TEST
OUTPUT DRIVER
FT
OUT
INTERNAL
POWER
FT/OUT
AI09168
(1)
6/28 Doc ID 10772 Rev 5
M41T00SOperation
2 Operation
The M41T00S clock operates as a slave device on the serial bus. Access is obtained by
implementing a start condition followed by the correct slave address (D0h). The 8 bytes
contained in the device can then be accessed sequentially in the following order:
1.Seconds register
2. Minutes register
3. Century/hours register
4. Day register
5. Date register
6. Month register
7. Year register
8. Calibration register
The M41T00S clock continually monitors V
fall below V
, the device terminates an access in progress and resets the device address
PFD
counter. Inputs to the device will not be recognized at this time to prevent erroneous data
from being written to the device from a an out-of-tolerance system. Once V
switchover voltage (V
), the device automatically switches over to the battery and powers
SO
down into an ultra-low current mode of operation to preserve battery life. If V
V
, the device power is switched from VCC to V
PFD
greater than V
V
. Upon power-up, the device switches from battery to VCC at VSO. When VCC rises
PFD
above V
PFD
, the device power is switched from VCC to V
PFD
, it will recognize the inputs.
For more information on battery storage life refer to application note AN1012.
2.1 2-wire bus characteristics
The bus is intended for communication between different ICs. It consists of two lines: a
bidirectional data signal (SDA) and a clock signal (SCL). Both the SDA and SCL lines must
be connected to a positive supply voltage via a pull-up resistor.
The following protocol has been defined:
●Data transfer may be initiated only when the bus is not busy.
●During data transfer, the data line must remain stable whenever the clock line is high.
●Changes in the data line, while the clock line is high, will be interpreted as control
signals.
for an out-of-tolerance condition. Should VCC
CC
falls below the
CC
is less than
when VCC drops below V
BAT
when VCC drops below
BAT
BAT
BAT
. If V
BAT
is
Accordingly, the following bus conditions have been defined:
2.1.1 Bus not busy
Both data and clock lines remain high.
2.1.2 Start data transfer
A change in the state of the data line, from high to low, while the clock is high, defines the
START condition.
Doc ID 10772 Rev 57/28
OperationM41T00S
2.1.3 Stop data transfer
A change in the state of the data line, from low to high, while the clock is high, defines the
STOP condition.
2.1.4 Data valid
The state of the data line represents valid data when after a start condition, the data line is
stable for the duration of the high period of the clock signal. The data on the line may be
changed during the low period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a start condition and terminated with a stop condition.
The number of data bytes transferred between the start and stop conditions is not limited.
The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.
By definition a device that gives out a message is called “transmitter,” the receiving device
that gets the message is called “receiver.” The device that controls the message is called
“master.” The devices that are controlled by the master are called “slaves.”
2.1.5 Acknowledge
Each byte of eight bits is followed by one acknowledge bit. this acknowledge bit is a low level
put on the bus by the receiver whereas the master generates an extra acknowledge related
clock pulse. A slave receiver which is addressed is obliged to generate an acknowledge
after the reception of each byte that has been clocked out of the slave transmitter.
The device that acknowledges has to pull down the SDA line during the acknowledge clock
pulse in such a way that the SDA line is a stable low during the high period of the
acknowledge related clock pulse. Of course, setup and hold times must be taken into
account. A master receiver must signal an end of data to the slave transmitter by not
generating an acknowledge on the last byte that has been clocked out of the slave. In this
case the transmitter must leave the data line high to enable the master to generate the
STOP condition.
Figure 4.Serial bus data transfer sequence
DATA LINE
STABLE
DATA VALID
CLOCK
DATA
START
CONDITION
CHANGE OF
DATA ALLOWED
STOP
CONDITION
AI00587
8/28 Doc ID 10772 Rev 5
M41T00SOperation
Figure 5.Acknowledgement sequence
CLOCK PULSE FOR
ACKNOWLEDGEMENT
SCL FROM
MASTER
START
1289
DATA OUTPUT
BY TRANSMITTER
DATA OUTPUT
BY RECEIVER
2.2 READ mode
In this mode the master reads the M41T00S slave after setting the slave address (see
Figure 7 on page 10). Following the WRITE mode control bit (R/W
bit, the word address 'An' is written to the on-chip address pointer. Next the START condition
and slave address are repeated followed by the READ mode control bit (R/W
point the master transmitter becomes the master receiver. The data byte which was
addressed will be transmitted and the master receiver will send an acknowledge bit to the
slave transmitter. The address pointer is only incremented on reception of an acknowledge
clock. The M41T00S slave transmitter will now place the data byte at address An+1 on the
bus, the master receiver reads and acknowledges the new byte and the address pointer is
incremented to “An+2.”
This cycle of reading consecutive addresses will continue until the master receiver sends a
STOP condition to the slave transmitter.
The system-to-user transfer of clock data will be halted whenever the address being read is
a clock address (00h to 06h). The update will resume due to a stop condition or when the
pointer increments to any non-clock address (07h).
MSBLSB
AI00601
=0) and the acknowledge
=1). At this
Note:This is true both in READ mode and WRITE mode.
An alternate READ mode may also be implemented whereby the master reads the
M41T00S slave without first writing to the (volatile) address pointer. The first address that is
read is the last one stored in the pointer (see Figure 8 on page 10).
Figure 6.Slave address location
STARTA
SLAVE ADDRESS
MSB
0100011
Doc ID 10772 Rev 59/28
R/W
LSB
AI00602
Loading...
+ 19 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.