IS62LV256L |
ISSI® |
32K x 8 LOW VOLTAGE CMOS STATIC RAM
FEATURES
•High-speed access time: 15, 20, 25 ns
•Automatic power-down when chip is deselected
•CMOS low power operation
—255 mW (max.) operating
—0.18 mW (max.) CMOS standby
•TTL compatible interface levels
•Single 3.3V power supply
•Fully static operation: no clock or refresh required
•Three-state outputs
APRIL 1999
DESCRIPTION
The ISSI IS62LV256L is a very high-speed, low power, 32,768-word by 8-bit static RAM. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 15 ns maximum.
When CEis HIGH (deselected), the device assumes a standby mode at which the power dissipation is reduced to 50 W (typical) with CMOS input levels.
Easy memory expansion is provided by using an active LOW Chip Enable (CE). The active LOW Write Enable (WE) controls both writing and reading of the memory.
The IS62LV256L is available in the JEDEC standard 28-pin SOJ and the 450-mil TSOP package.
FUNCTIONAL BLOCK DIAGRAM
A0-A14 |
DECODER |
|
256 X 1024 |
|
MEMORY ARRAY |
||
|
|
|
|
|
|
|
|
VCC
GND
I/O
I/O0-I/O7 DATA COLUMN I/O
CIRCUIT
CE
CONTROL
OE CIRCUIT
WE
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1999, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. |
1 |
SR033-1A 04/27/99
IS62LV256L |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ISSI® |
|||||||
PIN CONFIGURATION |
|
|
|
|
|
|
|
|
PIN CONFIGURATION |
|
|
|
|
|
|||||||||
28-Pin SOJ |
|
|
|
|
|
|
|
|
|
|
28-Pin TSOP |
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
A14 |
|
|
1 |
28 |
|
VCC |
|
|
|
|
|
|
22 |
21 |
|
A10 |
|||||||
|
|
|
|
|
|
|
|
|
|
||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||
A12 |
|
|
2 |
27 |
|
WE |
|
|
|
OE |
|
|
|
||||||||||
|
|
|
A11 |
|
23 |
20 |
|
|
|
|
|||||||||||||
A7 |
|
|
3 |
26 |
|
A13 |
|
|
|
|
CE |
|
|||||||||||
|
|
|
|
|
|
|
|
|
19 |
|
I/O7 |
||||||||||||
A6 |
|
|
4 |
25 |
|
A8 |
|
|
|
A9 |
24 |
|
|||||||||||
|
|
|
|
|
|
|
|
|
|
18 |
|
I/O6 |
|||||||||||
|
|
|
A8 |
25 |
|
||||||||||||||||||
|
|
|
|
24 |
|
A9 |
|
|
|
|
|||||||||||||
|
|
|
|
|
|
|
|
|
|
||||||||||||||
A5 |
|
|
5 |
|
|
A13 |
|
26 |
17 |
|
I/O5 |
||||||||||||
|
|
||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
27 |
16 |
|
I/O4 |
|||
A4 |
|
|
6 |
23 |
|
A11 |
|
|
WE |
|
|
|
|||||||||||
|
|
||||||||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
VCC |
|
28 |
15 |
|
I/O3 |
|||||
A3 |
|
|
7 |
22 |
|
OE |
|
|
|
||||||||||||||
|
|
|
A14 |
|
1 |
14 |
|
GND |
|||||||||||||||
A2 |
|
|
8 |
21 |
|
A10 |
|
|
|
||||||||||||||
|
|
|
A12 |
|
2 |
13 |
|
I/O2 |
|||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||||
A1 |
|
|
9 |
20 |
|
CE |
|
|
|
A7 |
|
3 |
12 |
|
I/O1 |
||||||||
|
|
|
|
|
|||||||||||||||||||
|
|
|
|
19 |
|
I/O7 |
|
|
|
|
|
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
||||||||||||
A0 |
|
|
10 |
|
|
|
|
A6 |
|
4 |
11 |
|
I/O0 |
||||||||||
|
|
||||||||||||||||||||||
|
|
|
|
18 |
|
I/O6 |
|
|
|
A5 |
|
5 |
10 |
|
A0 |
||||||||
I/O0 |
|
|
11 |
|
|
|
|
|
|
||||||||||||||
|
|
||||||||||||||||||||||
I/O1 |
|
|
12 |
17 |
|
I/O5 |
|
|
|
A4 |
|
6 |
9 |
|
A1 |
||||||||
|
|
|
|
|
|
|
|
||||||||||||||||
|
|
|
|
|
A3 |
|
7 |
8 |
|
A2 |
|||||||||||||
I/O2 |
|
|
13 |
16 |
|
I/O4 |
|
|
|
|
|
||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||||
|
|
15 |
|
I/O3 |
|
|
|
|
|
|
|
|
|
|
|
|
|||||||
GND |
|
|
14 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
PIN DESCRIPTIONS
A0-A14 |
Address Inputs |
CE |
Chip Enable Input |
|
|
OE |
Output Enable Input |
|
|
WE |
Write Enable Input |
|
|
I/O0-I/O7 |
Input/Output |
|
|
Vcc |
Power |
|
|
GND |
Ground |
|
|
TRUTH TABLE
Mode |
WE |
CE |
OE |
I/O Operation |
Vcc Current |
Not Selected |
X |
H |
X |
High-Z |
ISB1, ISB2 |
(Power-down) |
|
|
|
|
|
Output Disabled |
H |
L |
H |
High-Z |
ICC1, ICC2 |
|
|
|
|
|
|
Read |
H |
L |
L |
DOUT |
ICC1, ICC2 |
|
|
|
|
|
|
Write |
L |
L |
X |
DIN |
ICC1, ICC2 |
|
|
|
|
|
|
ABSOLUTE MAXIMUM RATINGS(1)
Symbol |
Parameter |
Value |
Unit |
VTERM |
Terminal Voltage with Respect to GND |
–0.5 to +4.6 |
V |
|
|
|
|
TBIAS |
Temperature Under Bias |
–55 to +125 |
°C |
TSTG |
Storage Temperature |
–65 to +150 |
°C |
PT |
Power Dissipation |
0.5 |
W |
|
|
|
|
IOUT |
DC Output Current (LOW) |
20 |
mA |
|
|
|
|
Note:
1.Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2 |
Integrated Silicon Solution, Inc. |
SR033-1A 04/27/99
IS62LV256L |
|
|
|
|
|
|
ISSI® |
|||
|
OPERATING RANGE |
|
|
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
||
|
Range |
Ambient Temperature |
VCC |
|
|
|
|
|
||
|
Commercial |
0°C to +70°C |
|
3.3V +10% |
|
|
|
|
||
|
Industrial |
|
–40°C to +85°C |
3.3V ± 10% |
|
|
|
|
|
|
DC ELECTRICAL CHARACTERISTICS (Over Operating Range) |
|
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
Symbol |
Parameter |
|
Test Conditions |
|
Min. |
Max. |
Unit |
||
|
|
|
|
|
|
|
|
|
||
|
VOH |
Output HIGH Voltage |
VCC = Min., IOH = –2.0 mA |
|
2.4 |
— |
V |
|||
|
|
|
|
|
|
|
|
|
||
|
VOL |
Output LOW Voltage |
VCC = Min., IOL = 4.0 mA |
|
— |
0.4 |
V |
|||
|
|
|
|
|
|
|
|
|
|
|
|
VIH |
Input HIGH Voltage |
|
|
|
|
2.2 |
VCC + 0.3 |
V |
|
|
|
|
|
|
|
|
|
|
|
|
|
VIL |
Input LOW Voltage(1) |
|
|
|
|
–0.3 |
0.8 |
V |
|
|
ILI |
Input Leakage |
|
GND ≤ VIN ≤ VCC |
Com. |
–2 |
2 |
A |
||
|
|
|
|
|
|
|
Ind. |
–5 |
5 |
|
|
ILO |
Output Leakage |
GND ≤ VOUT ≤ VCC, Outputs Disabled |
Com. |
–2 |
2 |
A |
|||
|
|
|
|
|
|
|
Ind. |
–5 |
5 |
|
Notes:
1.VIL = –3.0V for pulse width less than 10 ns.
2.Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)
|
|
|
|
-15 ns |
-20 ns |
-25 ns |
|
|||
Symbol Parameter |
Test Conditions |
|
Min. Max. |
Min. Max. |
Min. Max. |
Unit |
||||
|
|
|
|
|
|
|
|
|
|
|
ICC1 |
Vcc Operating |
VCC = Max., CE = VIL |
Com. |
— |
1 |
— |
1 |
— |
1 |
mA |
|
Supply Current |
IOUT = 0 mA, f = 0 |
Ind. |
— |
2 |
— |
2 |
— |
2 |
|
|
|
|
|
|
|
|
|
|
|
|
ICC2 |
Vcc Dynamic Operating |
VCC = Max., CE = VIL |
Com. |
— |
70 |
— |
60 |
— |
50 |
mA |
|
Supply Current |
IOUT = 0 mA, f = fMAX |
Ind. |
— |
80 |
— |
70 |
— |
60 |
|
|
|
|
|
|
|
|
|
|
|
|
ISB1 |
TTL Standby Current |
VCC = Max., |
Com. |
— |
3 |
— |
3 |
— |
3 |
mA |
|
(TTL Inputs) |
VIN = VIH or VIL |
Ind. |
— |
5 |
— |
5 |
— |
5 |
|
|
|
CE ≥ VIH, f = 0 |
|
|
|
|
|
|
|
|
ISB2 |
CMOS Standby |
VCC = Max., |
Com. |
— |
80 |
— |
80 |
— |
80 |
A |
|
Current (CMOS Inputs) |
CE ≤ VCC – 0.2V, |
Ind. |
— |
100 |
— |
100 |
— |
100 |
|
VIN > VCC – 0.2V, or
VIN ≤ 0.2V, f = 0
Note:
1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
CAPACITANCE(1,2)
Symbol |
Parameter |
Conditions |
Max. |
Unit |
CIN |
Input Capacitance |
VIN = 0V |
6 |
pF |
|
|
|
|
|
COUT |
Output Capacitance |
VOUT = 0V |
5 |
pF |
|
|
|
|
|
Notes:
1.Tested initially and after any design or process changes that may affect these parameters.
2.Test conditions: TA = 25°C, f = 1 MHz, Vcc = 3.3V.
Integrated Silicon Solution, Inc. |
3 |
SR033-1A 04/27/99