HIT HM628512BLRR-5, HM628512BLRR-5SL, HM628512BLRR-5UL, HM628512BLRR-7, HM628512BLRR-7SL Datasheet

...
0 (0)

HM628512B Series

4 M SRAM (512-kword × 8-bit)

ADE-203-903D (Z)

Rev. 3.0

Aug. 24, 1999

Description

The Hitachi HM628512B is a 4-Mbit static RAM organized 512-kword × 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.35 µm Hi-CMOS process technology. The device, packaged in a 525-mil SOP (foot print pitch width) or 400-mil TSOP TYPE II or 600-mil plastic DIP, is available for high density mounting. The HM628512B is suitable for battery backup system.

Features

Single 5 V supply

Access time: 55/70 ns (max)

Power dissipation

Active: 50 mW/MHz (typ)

Standby: 10 µW (typ)

Completely static memory. No clock or timing strobe required

Equal access and cycle times

Common data input and output: Three state output

Directly TTL compatible: All inputs and outputs

Battery backup operation

HM628512B Series

Ordering Information

Type No.

Access time

Package

HM628512BLP-5

55 ns

600-mil 32-pin plastic DIP (DP-32)

HM628512BLP-7

70 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLP-5SL

55 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLP-7SL

70 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLP-5UL

55 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLP-7UL

70 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLFP-5

55 ns

525-mil 32-pin plastic SOP (FP-32D)

HM628512BLFP-7

70 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLFP-5SL

55 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLFP-7SL

70 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLFP-5UL

55 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLFP-7UL

70 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLTT-5

55 ns

400-mil 32-pin plastic TSOP II (TTP-32D)

HM628512BLTT-7

70 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLTT-5SL

55 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLTT-7SL

70 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLTT-5UL

55 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLTT-7UL

70 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLRR-5

55 ns

400-mil 32-pin plastic TSOP II reverse (TTP-32DR)

HM628512BLRR-7

70 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLRR-5SL

55 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLRR-7SL

70 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLRR-5UL

55 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HM628512BLRR-7UL

70 ns

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

HM628512B Series

Pin Arrangement

HM628512BLP Series

HM628512BLFP Series

A18

1

32

VCC

A16

2

31

A15

A14

3

30

A17

A12

4

29

WE

A7

5

28

A13

A6

6

27

A8

A5

7

26

A9

A4

8

25

A11

A3

9

24

OE

A2

10

23

A10

A1

11

22

CS

A0

12

21

I/O7

I/O0

13

20

I/O6

I/O1

14

19

I/O5

I/O2

15

18

I/O4

VSS

16

17

I/O3

(Top view)

 

 

 

 

HM628512BLTT Series

 

 

A18

 

 

 

 

 

 

 

 

1

32

 

VCC

 

 

 

A16

 

 

2

31

 

A15

 

 

 

A14

 

 

3

30

 

A17

 

 

 

 

 

 

A12

 

 

4

29

 

WE

 

 

 

 

 

 

A7

 

 

5

28

 

A13

 

 

 

 

 

 

A6

 

 

6

27

 

A8

 

 

 

 

 

 

A5

 

 

7

26

 

A9

 

 

 

 

 

 

A4

 

 

8

25

 

A11

 

 

 

 

 

 

A3

 

 

9

24

 

OE

 

 

 

 

 

 

A2

 

 

10

23

 

A10

 

 

 

A1

 

 

11

22

 

CS

 

 

 

A0

 

 

12

21

 

I/O7

 

 

 

I/O0

 

 

13

20

 

I/O6

 

 

 

I/O1

 

 

14

19

 

I/O5

 

 

 

I/O2

 

 

15

18

 

I/O4

 

 

 

VSS

 

 

16

17

 

I/O3

 

 

 

 

 

 

 

 

 

 

(Top view)

 

 

 

 

 

 

HM628512BLRR Series

 

 

VCC

 

 

 

 

 

 

32

1

 

A18

 

 

A15

 

31

2

 

A16

 

 

A17

 

30

3

 

A14

 

 

WE

 

29

4

 

A12

 

 

A13

 

28

5

 

A7

 

 

A8

 

27

6

 

A6

 

 

A9

 

26

7

 

A5

 

 

A11

 

25

8

 

A4

 

 

OE

 

24

9

 

A3

 

 

A10

 

23

10

 

A2

 

 

CS

 

22

11

 

A1

 

 

I/O7

 

21

12

 

A0

 

 

I/O6

 

20

13

 

I/O0

 

 

I/O5

 

19

14

 

I/O1

 

 

I/O4

 

18

15

 

I/O2

 

 

I/O3

 

17

16

 

VSS

 

 

 

 

(Top view)

Pin Description

Pin name

Function

 

 

 

 

 

 

 

 

 

 

 

 

 

A0 to A18

Address input

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

I/O0 to I/O7

Data input/output

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CS

Chip select

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

OE

Output enable

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

WE

Write enable

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

VCC

Power supply

 

 

 

 

 

 

 

 

 

 

 

 

 

VSS

Ground

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

3

HIT HM628512BLRR-5, HM628512BLRR-5SL, HM628512BLRR-5UL, HM628512BLRR-7, HM628512BLRR-7SL Datasheet

HM628512B Series

Block Diagram

A18

 

 

V CC

A16

 

 

V SS

A1

 

 

 

A0

 

 

 

 

A2

 

Memory Matrix

 

 

Row

1,024 × 4,096

 

A12

Decoder

 

 

A14

 

 

 

A3

 

 

 

A7

 

 

 

A6

 

 

 

I/O0

Column I/O

 

 

 

 

 

Input

Column Decoder

 

 

Data

 

 

 

 

 

Control

 

 

I/O7

 

 

 

 

 

A13A17A15A8 A9 A11A10A4 A5

 

 

 

 

 

 

 

CS

Timing Pulse Generator

 

WE

Read/Write Control

 

 

OE

 

 

 

4

 

 

 

 

 

 

 

HM628512B Series

 

Function Table

 

 

 

 

 

 

WE

CS

OE

Mode

VCC current

Dout pin

Ref. cycle

 

 

 

 

 

 

 

 

 

 

×

H

×

Not selected

ISB, ISB1

High-Z

 

 

H

L

H

Output disable

ICC

High-Z

 

 

H

L

L

Read

ICC

Dout

Read cycle

 

 

L

L

H

Write

ICC

Din

Write cycle (1)

 

 

L

L

L

Write

ICC

Din

Write cycle (2)

Note: ×: H or L

Absolute Maximum Ratings

Parameter

Symbol

Value

Unit

Power supply voltage

VCC

–0.5 to +7.0

V

Voltage on any pin relative to VSS

VT

–0.5*1 to VCC + 0.3*2

V

 

 

 

 

Power dissipation

PT

1.0

W

 

 

 

 

Operating temperature

Topr

–20 to +70

°C

 

 

 

 

Storage temperature

Tstg

–55 to +125

°C

 

 

 

 

Storage temperature under bias

Tbias

–20 to +85

°C

Notes: 1. –3.0 V for pulse half-width ≤ 30 ns 2. Maximum voltage is 7.0 V

Recommended DC Operating Conditions (Ta = –20 to +70°C)

Parameter

Symbol

Min

Typ

Max

Unit

Supply voltage

VCC

4.5

5.0

5.5

V

 

VSS

0

0

0

V

Input high voltage

VIH

2.2

V CC + 0.3

V

Input low voltage

V

–0.3*1

0.8

V

 

IL

 

 

 

 

Note: 1. –3.0 V for pulse half-width ≤ 30 ns

5

HM628512B Series

DC Characteristics (Ta = –20 to +70°C, VCC = 5 V ±10% , VSS = 0 V)

Parameter

Symbol

Min

Typ*1 Max

Unit

 

 

Test conditions

 

 

 

 

 

 

 

 

 

Input leakage current

|ILI|

1

A

 

 

Vin = VSS to VCC

Output leakage current

|ILO|

1

A

 

 

CS = VIH or OE = VIH or

 

 

 

 

 

 

 

 

WE = VIL, VI/O = VSS to VCC

 

 

 

 

 

 

 

 

 

Operating power supply current: DC

ICC

8

15

mA

 

 

CS = VIL,

 

 

 

 

 

 

 

 

others = VIH/VIL, II/O = 0 mA

 

 

 

 

 

 

 

 

 

Operating power supply current

ICC1

40

60

mA

 

Min cycle, duty = 100%

 

 

 

 

 

 

 

 

CS = VIL, others = VIH/VIL

 

 

 

 

 

 

 

 

II/O = 0 mA

 

 

 

 

 

 

 

 

 

Operating power supply current

ICC2

10

20

mA

 

Cycle time = 1 s,

 

 

 

 

 

 

 

 

duty = 100%

 

 

 

 

 

 

 

 

II/O

= 0 mA, CS 0.2 V

 

 

 

 

 

 

 

 

VIH

VCC – 0.2 V, VIL 0.2 V

Standby power supply current: DC

ISB

1

3

mA

 

 

CS = VIH

Standby power supply current (1): DC

ISB1

2* 2

100*2

A

 

 

Vin 0 V, CS VCC – 0.2 V

 

 

2* 3

50*3

A

 

 

 

 

 

 

2* 4

20*4

A

 

 

 

 

Output low voltage

VOL

0.4

V

I

 

OL = 2.1 mA

Output high voltage

VOH

2.4

V

I

 

OH = –1.0 mA

Notes: 1. Typical values are at VCC = 5.0 V, Ta = +25°C and specified loading, and not guaranteed.

2.This characteristics is guaranteed only for L version.

3.This characteristics is guaranteed only for L-SL version.

4.This characteristics is guaranteed only for L-UL version.

Capacitance (Ta = +25°C, f = 1 MHz)

Parameter

Symbol

Typ

Max

Unit

Test conditions

Input capacitance*1

Cin

8

pF

Vin = 0 V

 

 

 

 

 

 

Input/output capacitance*1

CI/O

10

pF

V I/O = 0 V

Note: 1. This parameter is sampled and not 100% tested.

6

Loading...
+ 12 hidden pages