This Power Mosfet is the latest development of
SGS-THOMSON unique ”Single Feature Size”
strip-based process. The resulting transistor
shows extremely high packing density for low
on-resistance, rugged avalance characteristics
and less critical alignment steps therefore a
remarkablemanufacturingreproducibility.
Ther mal Res ist ance J unctio n-c a s eMax
Ther mal Res ist ance J unctio n-ambientMax
Ther mal Res ist ance C ase-sinkTy p
Maximum Lead Te mpera t u re For S old eri ng Pur p os e
l
Avalanche Curre nt , Repet it i v e or Not -Repet it ive
(pulse w idth limited by T
Single Pulse Avalanche Energy
AS
(starting T
=25oC, ID=IAR,VDD=15V)
j
max, δ <1%)
j
1
62.5
0.5
300
80A
600mJ
o
C/W
oC/W
o
C/W
o
C
ELECTRICAL CHARACTERISTICS (T
=25oC unlessotherwisespecified)
case
OFF
SymbolParameterTest Cond itionsMin.Typ.Max.Unit
V
(BR)DSS
Drain-sourc e
=250µAVGS=0
I
D
30V
Breakdown Voltage
I
DSS
I
GSS
Zer o Gate Vo ltage
Drain Cur rent (V
GS
Gat e-body Leakage
Current (V
DS
=0)
=0)
=MaxRating
V
DS
V
=MaxRatingTc=125oC
DS
= ± 15 V
V
GS
1
10
± 100nA
ON (∗)
SymbolParameterTest Cond itionsMin.Typ.Max.Unit
V
GS(th )
Gate Threshold
V
DS=VGSID
=250µA
11.72.5V
Voltage
R
DS(on)
I
D(on)
Stati c Drain-so urce On
Resistance
VGS=10V ID=40A
=5VID=40A
V
GS
On State Drain Cur rent VDS>I
D(on)xRDS(on)max
0.0050. 006
0.008ΩΩ
80A
VGS=10V
DYNAMIC
SymbolParameterTest Cond itionsMin.Typ.Max.Unit
g
(∗)Forward
fs
Tr ansconductanc e
C
C
C
Input Capacit ance
iss
Out put Capa c itanc e
oss
Reverse Transfer
rss
Capa cit an c e
VDS>I
D(on)xRDS(on)maxID
=40 A3050S
VDS=25V f=1MHz VGS= 06500
1500
500
8700
2000
700
µA
µA
pF
pF
pF
2/8
Page 3
STB80NE03L-06
ELECTRICAL CHARACTERISTICS (continued)
SWITCHINGON
SymbolParameterTest Cond itionsMin.Typ.Max.Unit
t
d(on)
t
r
Turn-on Time
Rise Time
VDD=15VID=40A
=4.7 ΩVGS=5V
R
G
(see test circuit, figure 3)
Q
Q
Q
Total Gate Charge
g
Gat e-Sour ce Charge
gs
Gate-Drain Charge
gd
VDD=24V ID=80A VGS=5V95
SWITCHINGOFF
SymbolParameterTest Cond itionsMin.Typ.Max.Unit
t
r(Voff)
t
Of f - voltag e Rise Time
t
Fall Time
f
Cross-ov er Tim e
c
VDD=24VID=80A
=4.7 Ω VGS=5V
R
G
(see test circuit, figure 5)
SOURCE DRAIN DIODE
SymbolParameterTest Cond itionsMin.Typ.Max.Unit
I
SD
I
SDM
V
SD
t
Q
I
RRM
(∗) Pulsed: Pulse duration =300 µs, duty cycle 1.5 %
(•) Pulse widthlimited by safeoperating area
Source-drain Current
(•)
Source-drain Current
(pulsed)
(∗)For ward O n VoltageISD=80A VGS=01.5V
Reverse Recovery
rr
Time
Reverse Recovery
rr
= 80 Adi/dt = 100 A/µs
I
SD
=15VTj=150oC
V
DD
(see test circuit, figure 5)
Charge
Reverse Recovery
Current
Information furnished is believed to be accurate andreliable. However, STMicroelectronics assumes no responsibility forthe consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication orotherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are
subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products
are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
1998 STMicroelectronics –Printed inItaly – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil -Canada - China - France - Germany - Italy - Japan - Korea -Malaysia - Malta - Mexico- Morocco- TheNetherlands -