The ’ABT573 contains eight D-type latches with TRI-STATE
output buffers. When the Latch Enable (LE) input is HIGH,
data on the D
latches are transparent, i.e., a latch output will change state
inputs enters the latches. In this condition the
n
each time its D input changes. When LE is LOW the latches
store the information that was present on the D inputs a
setup time preceding the HIGH-to-LOW transition of LE. The
TRI-STATE buffers are controlled by the Output Enable (OE)
input. When OE is LOW,the buffers are in the bi-state mode.
When OE is HIGH the buffers are in the high impedance
mode but this does not interfere with entering new data into
the latches.
Logic Diagram
Function Table
InputsOutputs
OE
LEDO
LHH H
LHL L
LLX O
HXX Z
=
H
HIGH Voltage Level
L=LOW Voltage Level
X=Immaterial
=
Value stored from previous clock cycle
O
0
0
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
DS100219-3
www.national.com2
Page 3
Absolute Maximum Ratings (Note 1)
Storage Temperature−65˚C to +150˚C
Ambient Temperature under Bias−55˚C to +125˚C
Junction Temperature under Bias
Ceramic−55˚C to +175˚C
Pin Potential to
V
CC
Ground Pin−0.5V to +7.0V
Input Voltage (Note 2)−0.5V to +7.0V
Input Current (Note 2)−30 mA to +5.0 mA
Voltage Applied to Any Output
in the Disabled or
Power-Off State−0.5V to +5.5V
in the HIGH State−0.5V to V
Current Applied to Output
in LOW State (Max)Twice the rated I
(mA)
OL
Over Voltage Latchup (I/O)10V
Recommended Operating
Conditions
Free Air Ambient Temperature
Military−55˚C to +125˚C
Supply Voltage
Military+4.5V to +5.5V
Minimum Input Edge Rate(∆V/∆t)
Data Input50 mV/ns
Enable Input20 mV/ns
Note 1: Absolute maximum ratings are values beyond which the device may
be damaged or have its useful life impaired. Functional operation under these
CC
conditions is not implied.
Note 2: Either voltage limit or current limit is sufficient to protect inputs.
DC Latchup Source Current−500 mA
DC Electrical Characteristics
SymbolParameterABT573UnitsV
Input HIGH Voltage2.0VRecognized HIGH Signal
V
IH
Input LOW Voltage0.8VRecognized LOW Signal
V
IL
Input Clamp Diode Voltage−1.2VMinI
V
CD
Output HIGH Voltage54ABT2.5VMinI
V
OH
Output LOW Voltage54ABT0.55VMinI
V
OL
Input HIGH Current5µAMaxV
I
IH
I
Input HIGH Current7µAMaxV
BVI
Breakdown Test
Input LOW Current−5µAMaxV
I
IL
Input Leakage Test4.75V0.0I
V
ID
Output Leakage Current50µA0 − 5.5VV
I
OZH
I
Output Leakage Current−50µA0 − 5.5VV
OZL
I
Output Short-Circuit Current−100−275mAMaxV
OS
Output High Leakage Current50µAMaxV
I
CEX
I
Bus Drainage Test100µA0.0V
ZZ
Power Supply Current50µAMaxAll Outputs HIGH
I
CCH
Power Supply Current30mAMaxAll Outputs LOW
I
CCL
Power Supply Current50µAMaxOE=V
I
CCZ
Additional ICC/InputOutputs Enabled2.5mAV
I
CCT
Outputs TRI-STATE2.5mAMaxEnable Input V
Outputs TRI-STATE2.5mAData Input V
I
CCD
Dynamic I
CC
No LoadmA/MaxOutputs Open
(Note 4)0.12MHzOE=GND, LE=V
Note 3: For 8 bits toggling, I
Note 4: Guaranteed but not tested.
CCD
<
0.8 mA/MHz.
MinTyp Max
54ABT2.0I
5V
−5V
CC
=
−18 mA
IN
=
−3 mA
OH
=
−24 mA
OH
=
48 mA
OL
=
2.7V (Note 4)
IN
=
V
IN
CC
=
7.0V
IN
=
0.5V (Note 4)
IN
=
0.0V
IN
=
1.9 µA
ID
All Other Pins Grounded
=
2.7V; OE=2.0V
OUT
=
0.5V; OE=2.0V
OUT
=
0.0V
OUT
=
V
OUT
CC
=
5.5V; All Others GND
OUT
CC
All Others at VCCor GND
=
− 2.1V
V
I
CC
I
All Others at V
One Bit Toggling, 50%Duty Cycle
Conditions
=
V
I
CC
=
− 2.1V
V
CC
or GND
CC
CC
− 2.1V
(Note 3)
3www.national.com
Page 4
DC Electrical Characteristics
SymbolParameterMinMaxUnitsV
V
OLP
V
OLV
Note 5: Max number of outputs defined as (n). n − 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.
Quiet Output Maximum Dynamic V
Quiet Output Minimum Dynamic V
OL
OL
0.9V5.0T
-1.7V5.0T
CC
=
C
L
=
A
=
A
Conditions
50 pF, R
25˚C (Note 5)
25˚C (Note 5)
AC Electrical Characteristics
SymbolParameter54ABTUnitsFig.
=
−55˚C to +125˚C
T
A
=
V
4.5V to 5.5V
CC
=
C
50 pF
L
MinMax
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Propagation Delay1.06.4ns
Dnto O
n
1.56.7
Propagation Delay1.07.1ns
LE to O
n
1.57.5
Output Enable Time0.86.5ns
1.57.2
Output Disable Time1.57.7ns
Time1.07.0
Figure 4
Figure 4
Figure 6
Figure 6
AC Operating Requirements
SymbolParameter54ABTUnitsFig.
=
−55˚C to +125˚C
T
A
=
V
4.5V to 5.5V
CC
=
C
50 pF
MinMax
t
(H)Set Time, HIGH2.5
s
ts(L)or LOW Dnto LE2.5
t
(H)Hold Time, HIGH2.5
h
th(L)or LOW Dnto LE2.5
t
(H)Pulse Width,3.3
w
LE HIGH
L
ns
ns
ns
L
No.
=
500Ω
No.
Figure
7
Figure
7
Figure
5
Capacitance
SymbolParameterTyp UnitsConditions
(T
C
IN
C
(Note 6)Output Capacitance9pFV
OUT
Note 6: C
OUT
www.national.com4
Input Capacitance5pFV
is measured at frequency f=1 MHz per MIL-STD-883B, Method 3012.
A
CC
CC
=
=
=
25˚C)
0V
5.0V
Page 5
Capacitance (Continued)
vs Temperature (TA), C
T
PLH
1 Output Switching, Data to Output
T
vs Temperature (TA), C
PZH
1 Output Switching, OE to Output
=
50 pF,
L
DS100219-10
=
50 pF,
L
DS100219-12
T
vs Temperature (TA), C
PHL
1 Output Switching, Data to Output
T
vs Temperature (TA), C
PZL
1 Output Switching, OE to Output
=
L
=
L
Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.
50 pF,
DS100219-11
50 pF,
DS100219-13
5www.national.com
Page 6
Capacitance (Continued)
vs Temperature (TA), C
T
PHZ
1 Output Switching, OE to Output
T
LOW vs Temperature (TA), C
SET
1 Output Switching, Data to LE
=
50 pF,
L
DS100219-14
=
50 pF,
L
DS100219-16
T
vs Temperature (TA), C
PLZ
1 Output Switching, OE to Output
T
HIGH vs Temperature (TA), C
SET
1 Output Switching, Data to LE
=
50 pF,
L
DS100219-15
=
50 pF,
L
DS100219-17
T
HIGH vs Temperature (TA), C
HOLD
1 Output Switching, Data to LE
=
50 pF,
L
DS100219-18
T
LOW vs Temperature (TA), C
HOLD
1 Output Switching, Data to LE
Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.
www.national.com6
=
L
DS100219-19
50 pF,
Page 7
Capacitance (Continued)
vs Temperature (TA), C
T
PLH
8 Outputs Switching, Data to Output
T
vs Temperature (TA), C
PZH
8 Outputs Switching, OE to Output
T
vs Temperature (TA), C
PHZ
8 Outputs Switching, OE to Output
L
L
L
=
=
=
50 pF,
50 pF,
50 pF,
DS100219-20
DS100219-22
T
vs Temperature (TA), C
PHL
8 Outputs Switching, Data to Output
T
vs Temperature (TA), C
PZL
8 Outputs Switching, OE to Output
T
vs Temperature (TA), C
PLZ
8 Outputs Switching, OE to Output
L
L
L
=
=
=
50 pF,
50 pF,
50 pF,
DS100219-21
DS100219-23
DS100219-24
Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.
7www.national.com
DS100219-25
Page 8
Capacitance (Continued)
vs Load Capacitance T
T
PLH
1 Output Switching, Data to Output
T
vs Load Capacitance T
PLH
8 Outputs Switching, Data to Output
T
vs Load Capacitance T
PZH
8 Outputs Switching, OE to Output
A
A
A
=
=
=
25˚C,
25˚C,
25˚C,
DS100219-26
DS100219-28
T
vs Load Capacitance T
PHL
1 Output Switching, Data to Output
T
vs Load Capacitance T
PHL
8 Outputs Switching, Data to Output
T
vs Load Capacitance T
PZL
8 Outputs Switching, OE to Output
A
A
A
=
25˚C,
DS100219-27
=
25˚C,
DS100219-29
=
25˚C,
DS100219-30
Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.
www.national.com8
DS100219-31
Page 9
Capacitance (Continued)
vs Temperature (TA), C
T
PLH
1 Output Switching, LE to Output
T
vs Temperature (TA), C
PLH
8 Outputs Switching, LE to Output
=
L
=
L
50 pF,
50 pF,
DS100219-34
T
vs Temperature (TA), C
PHL
1 Output Switching, LE to Output
T
vs Temperature (TA), C
PHL
8 Outputs Switching, LE to Output
=
L
=
L
50 pF,
DS100219-35
50 pF,
DS100219-36
T
PLH
and T
C
vs Number Outputs Switching,
PHL
=
50 pF, T
L
Outputs In Phase Data to Output
A
=
25˚C, V
=
5.0V,
CC
DS100219-32
Typical ICCvs Output Switching Frequency,
=
C
0pF,V
1 Output Switching at 50%Duty Cycle, Data to Output,
L
=
=
V
CC
5.5V, LE=GND,
IH
Transparent Mode with Unused Data Inputs=V
Dashed lines represent design characteristics; for specified guarantees, refer to AC Characteristics Tables.
54ABT573 Octal D-Type Latch with TRI-STATE Outputs
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into
the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance
with instructions for use provided in the labeling, can
be reasonably expected to result in a significant injury
to the user.
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
2. A critical component in any component of a life support
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
National Semiconductor
Asia Pacific Customer
Response Group