3D7105
MONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D7105)
data 3 ® delay
devices, inc.
FEATURES |
PACKAGES |
∙ |
All-silicon, low-power CMOS |
O2 |
|
|
2 |
7 |
|
O1 |
|
|
IN |
|
|
1 |
8 |
|
VDD |
∙ |
technology |
O4 |
|
|
3 |
6 |
|
O3 |
TTL/CMOS compatible |
GND |
|
|
4 |
5 |
|
O5 |
|
|
inputs and outputs |
|
3D7105Z |
|
||||
∙ Vapor phase, IR and wave |
|
SOIC |
|
|||||
|
solderable |
|
(150 Mil) |
|
∙Auto-insertable (DIP pkg.)
∙Low ground bounce noise
∙Leadingand trailing-edge accuracy
∙Delay range: .75 through 80ns
∙Delay tolerance: 5% or 1ns
∙Temperature stability: ±3% typical (0C-70C)
∙Vdd stability: ±1% typical (4.75V-5.25V)
∙Minimum input pulse width: 30% of total delay
∙14-pin DIP and 16-pin SOIC available as drop-in replacements for hybrid delay lines
IN |
|
|
|
1 |
8 |
|
|
|
VDD |
IN |
|
1 |
14 |
|
VDD |
|
|
|
|
|
|
|
|||||||||
|
|
|
|
|
|
|
|
||||||||
O2 |
|
|
|
7 |
|
|
|
O1 |
N/C |
|
2 |
13 |
|
N/C |
|
|
|
|
2 |
|
|
|
|
|
|||||||
|
|
|
|
|
|
|
|
||||||||
O4 |
|
|
3 |
6 |
|
|
|
O3 |
N/C |
|
3 |
12 |
|
O1 |
|
|
|
|
|
|
|
|
|
||||||||
GND |
|
|
|
4 |
5 |
|
|
|
O5 |
O2 |
|
4 |
11 |
|
N/C |
|
|
|
|
|
|
|
|
||||||||
|
|
|
|
|
|
|
|
|
|
N/C |
|
5 |
10 |
|
O3 |
3D7105M |
DIP |
|
|
|
|
||||||||||
|
|
|
|
||||||||||||
|
|
|
|
||||||||||||
3D7105H |
Gull-Wing |
O4 |
|
6 |
9 |
|
N/C |
||||||||
|
|
||||||||||||||
|
|
|
(300 Mil) |
|
|
GND |
|
7 |
8 |
|
O5 |
||||
|
|
|
|
|
|
|
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
3D7105 |
DIP |
|
|
||
IN |
|
1 |
16 |
|
VDD |
|
|
||||||||
N/C |
|
2 |
15 |
|
N/C |
3D7105G |
Gull-Wing |
||||||||
N/C |
|
3 |
14 |
|
N/C |
3D7105K |
Unused pins |
||||||||
O2 |
|
4 |
13 |
|
O1 |
||||||||||
N/C |
|
5 |
12 |
|
N/C |
|
|
|
removed |
||||||
O4 |
|
6 |
11 |
|
O3 |
|
(300 Mil) |
|
|
||||||
N/C |
|
7 |
10 |
|
N/C |
|
|
|
|||||||
|
|
|
|
|
|
|
|
||||||||
GND |
|
8 |
9 |
|
O5 |
|
|
|
|
|
|
3D7105S SOIC
(300 Mil)
FUNCTIONAL DESCRIPTION
The 3D7105 5-Tap Delay Line product family consists of fixed-delay CMOS integrated circuits. Each package contains a single delay line, tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap (incremental) delay values can range from 0.75ns through 8.0ns. The input is reproduced at the outputs without inversion, shifted in time as per the user-specified dash number. The 3D7105 is TTLand CMOScompatible, capable of driving ten 74LS-type loads, and features both risingand falling-edge accuracy.
PIN DESCRIPTIONS
IN |
Delay Line Input |
|
O1 |
Tap 1 Output (20%) |
|
O2 |
Tap 2 |
Output (40%) |
O3 |
Tap 3 |
Output (60%) |
O4 |
Tap 4 |
Output (80%) |
O5 |
Tap 5 |
Output (100%) |
VCC |
+5 Volts |
|
GND |
Ground |
|
N/C |
No Connection |
The all-CMOS 3D7105 integrated circuit has been designed as a reliable,
economic alternative to hybrid TTL fixed delay lines. It is offered in a standard 8-pin auto-insertable DIP and a space saving surface mount 8-pin SOIC.
TABLE 1: PART NUMBER SPECIFICATIONS
|
PART NUMBER |
|
|
TOLERANCES |
|
INPUT RESTRICTIONS |
|
|||||
DIP-8 |
SOIC-8 |
DIP-14 |
SOIC-16 |
TOTAL |
TAP-TAP |
Max |
Absolute |
Min |
Absolute |
|||
3D7105M |
3D7105Z |
3D7105 |
3D7105S |
DELAY (ns) |
DELAY |
Operating |
Max |
Operating |
Min |
|||
3D7105H |
|
3D7105G |
|
|
|
(ns) |
Frequency |
Oper. Freq. |
Pulse Width |
Oper. P.W. |
||
|
|
3D7105K |
|
|
|
|
|
|
|
|
|
|
-.75 |
-.75 |
-.75 |
-.75 |
3.0 |
± 1.0* |
0.75 |
± 0.4 |
41.7 MHz |
166.7 |
MHz |
12.0 ns |
3.00 ns |
-1 |
-1 |
-1 |
-1 |
4.0 |
± 1.0* |
1.0 |
± 0.5 |
37.0 MHz |
166.7 |
MHz |
13.5 ns |
3.00 ns |
-1.5 |
-1.5 |
-1.5 |
-1.5 |
6.0 |
± 1.0* |
1.5 |
± 0.7 |
30.3 MHz |
166.7 |
MHz |
16.5 ns |
3.00 ns |
-2 |
-2 |
-2 |
-2 |
8.0 |
± 1.0* |
2.0 |
± 0.8 |
25.6 MHz |
166.7 |
MHz |
19.5 ns |
3.00 ns |
-2.5 |
-2.5 |
-2.5 |
-2.5 |
10.0 |
± 1.0* |
2.5 |
± 1.0 |
22.2 MHz |
133.3 |
MHz |
22.5 ns |
3.75 ns |
-4 |
-4 |
-4 |
-4 |
16.0 |
± 1.0* |
4.0 |
± 1.3 |
15.9 MHz |
83.3 |
MHz |
31.5 ns |
6.00 ns |
-5 |
-5 |
-5 |
-5 |
25.0 ± 1.3 |
5.0 |
± 1.5 |
13.3 MHz |
66.7 |
MHz |
37.5 ns |
7.50 ns |
|
-8 |
-8 |
-8 |
-8 |
40.0 ± 2.0 |
8.0 |
± 1.5 |
9.52 MHz |
41.7 |
MHz |
52.5 ns |
12.0 ns |
* Total delay referenced to Tap1 output; Input-to-Tap1 = 5.0ns ± 1.0ns |
©1996 Data Delay Devices |
||
NOTE: Any dash number between .75 and 8 not shown is also available. |
|||
|
|
|
|
Doc #96006 |
DATA DELAY DEVICES, INC. |
1 |
|
12/2/96 |
3 Mt. Prospect Ave. Clifton, NJ 07013 |
3D7105
APPLICATION NOTES
OPERATIONAL DESCRIPTION
The 3D7105 five-tap delay line architecture is shown in Figure 1. The delay line is composed of a number of delay cells connected in series. Each delay cell produces at its output a replica of the signal present at its input, shifted in time. The delay cells are matched and share the same compensation signals, which minimizes tap-to- tap delay deviations over temperature and supply voltage variations.
INPUT SIGNAL CHARACTERISTICS
The Frequency and/or Pulse Width (high or low) of operation may adversely impact the specified delay accuracy of the particular device. The reasons for the dependency of the output delay accuracy on the input signal characteristics are varied and complex. Therefore a Maximum and an Absolute Maximum operating input frequency and a Minimum and an Absolute Minimum operating pulse width have been specified.
To guarantee the Table 1 delay accuracy for input frequencies higher than the Maximum Operating Frequency, the 3D7105 must be tested at the user operating frequency.
Therefore, to facilitate production and device identification, the part number will include a custom reference designator identifying the intended frequency of operation. The programmed delay accuracy of the device is guaranteed, therefore, only at the user specified input frequency. Small input frequency variation about the selected frequency will only marginally impact the programmed delay accuracy, if at all.
Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY DEVICES be consulted.
OPERATING PULSE WIDTH
The Absolute Minimum Operating Pulse Width (high or low) specification, tabulated in Table 1, determines the smallest Pulse Width of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable pulse width distortion.
OPERATING FREQUENCY
The Absolute Maximum Operating Frequency specification, tabulated in Table 1, determines the highest frequency of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable duty cycle distortion.
The Maximum Operating Frequency specification determines the highest frequency of the delay line input signal for which the output delay accuracy is guaranteed.
The Minimum Operating Pulse Width (high or low) specification determines the smallest Pulse Width of the delay line input signal for which the output delay accuracy tabulated in Table 1 is guaranteed.
To guarantee the Table 1 delay accuracy for input pulse width smaller than the Minimum Operating Pulse Width, the 3D7105 must be tested at the user operating pulse width. Therefore, to facilitate production and device identification, the part number will include a
IN |
O1 |
O2 |
O3 |
O4 |
O5 |
|
25% |
25% |
25% |
|
25% |
|
|
Temp & VDD |
|
|
|
|
|
Compensation |
|
|
Dash numbers < 5
VDD |
GND |
IN |
O1 |
O2 |
O3 |
O4 |
O5 |
20% |
20% |
20% |
20% |
|
20% |
|
|
Temp & VDD |
|
|
|
|
|
Compensation |
|
|
Dash numbers >= 5
VDD |
GND |
Figure 1: 3D7105 Functional Diagram
Doc #96006 |
DATA DELAY DEVICES, INC. |
2 |
12/2/96 |
Tel: 973-773-2299 Fax: 973-773-9672 http://www.datadelay.com |