ATMEL ATF16V8C-7PC, ATF16V8C-7JI, ATF16V8C-7JC, ATF16V8C-5JC, ATF16V8C-7XI Datasheet

...
0 (0)
ATMEL ATF16V8C-7PC, ATF16V8C-7JI, ATF16V8C-7JC, ATF16V8C-5JC, ATF16V8C-7XI Datasheet

Features

 

 

 

 

 

Industry Standard Architecture

 

 

 

 

 

 

Emulates Many 20-Pin PALs®

 

 

 

 

 

Low Cost Easy-to-Use Software Tools

 

 

 

 

High Speed Electrically Erasable Programmable Logic Devices

 

 

 

5 ns Maximum Pin-to-Pin Delay

 

 

 

 

 

Low Power - 100 μA Pin-Controlled Power Down Mode Option

 

 

 

CMOS and TTL Compatible Inputs and Outputs

 

 

 

I/O Pin Keeper Circuits

 

 

 

High

Advanced Flash Technology

 

 

 

Reprogrammable

 

 

 

Performance

High Reliability CMOS Process

 

 

 

 

100% Tested

 

 

 

 

 

 

20 Year Data Retention

 

 

 

E

2

 

100 Erase/Write Cycles

 

 

 

PLD

 

2,000V ESD Protection

 

 

 

 

 

200 mA Latchup Immunity

 

 

 

 

 

Commercial and Industrial Temperature Ranges

 

 

 

Dual-in-Line and Surface Mount Packages in Standard Pinouts

 

ATF16V8C

 

 

 

 

 

 

Block Diagram

 

 

 

 

 

Note: 1. Includes optional PD control pin.

 

 

 

 

 

Pin Configurations

 

TSSOP Top View

 

 

 

Pin Name

Function

 

 

 

 

 

 

 

 

 

CLK

Clock

I/CLK

1

20

VCC

 

 

 

 

 

I

 

Logic Inputs

I1

2

19

I/O

 

I/O

Bidirectional Buffers

I2

3

18

I/O

 

PD/I3

4

17

I/O

 

OE

Output Enable

I4

5

16

I/O

 

I5

6

15

I/O

 

VCC

+5V Supply

I6

7

14

I/O

 

I7

8

13

I/O

 

PD

Power Down

I8

9

12

I/O

 

GND

10

11

I9/OE

 

 

 

 

 

 

 

 

DIP/SOIC

 

PLCC

 

 

 

 

 

 

 

Top view

 

 

 

 

 

 

 

 

Rev. 0425D/V16FC-D–04/98

Description

The ATF16V8C is a high performance EECMOS Programmable Logic Device that utilizes Atmel’s proven electrically erasable Flash memory technology. Speeds down to 5 ns and a 100 μA pin-controlled power down mode option are offered. All speed ranges are specified over the full 5V ± 10% range for industrial temperature ranges; 5V

± 5% for commercial range 5-volt devices.

The ATF16V8C incorporates a superset of the generic architectures, which allows direct replacement of the 16R8 family and most 20-pin combinatorial PLDs. Eight outputs are each allocated eight product terms. Three different

Absolute Maximum Ratings*

...................Temperature Under Bias

-40°C to +85°C

Storage Temperature......................

-65°C to +150°C

Voltage on Any Pin with

-2.0V to +7.0V (1)

Respect to Ground.........................

Voltage on Input Pins

 

with Respect to Ground

-2.0V to +14.0V (1)

During Programming....................

Programming Voltage with

-2.0V to +14.0V (1)

Respect to Ground.......................

 

 

modes of operation, configured automatically with software, allow highly complex logic functions to be realized.

The ATF16V8C can significantly reduce total system power, thereby enhancing system reliability and reducing power supply costs. When pin 4 is configured as the power down control pin , supply current drops to less than 100 μA whenever the pin is high. If the power down feature isn’t required for a particular application, pin 4 may be used as a logic input. Also, the pin keeper circuits eliminate the need for internal pull-up resistors along with their attendant power consumption.

*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

1.Minimum voltage is -0.6V dc, which may undershoot to - 2.0V for pulses of less than 20 ns. Maximum output pin voltage is Vcc + 0.75V dc, which may overshoot to 7.0V for pulses of less than 20 ns.

DC and AC Operating Conditions

 

Commercial

Industrial

Operating Temperature (Case)

0°C - 70°C

-40°C - 85°C

VCC Power Supply

5V ± 5%

5V ± 10%

2

ATF16V8C

 

 

ATF16V8C

DC Characteristics

Symbol

Parameter

Condition

 

Min

Typ

Max

Units

IIL

Input or I/O Low

0 VIN VIL(MAX)

 

 

 

-10

μA

Leakage Current

 

 

 

 

 

 

 

 

 

 

IIH

Input or I/O High

3.5 VIN VCC

 

 

 

10

μA

Leakage Current

 

 

 

 

 

 

 

 

 

 

ICC1 (1)

Power Supply Current,

15 MHz, VCC = MAX,

Com.

 

 

115

mA

VIN = 0, VCC, Outputs

 

 

 

 

 

 

Standby

Open

Ind.

 

 

130

mA

 

 

 

 

 

 

 

 

 

 

 

 

IPD

Power Supply Current,

VCC = MAX,

Com.

 

10

100

μA

Power Down Mode

VIN = 0, VCC

Ind.

 

10

105

μA

 

 

IOS

Output Short Circuit

VOUT = 0.5V;

 

 

 

-150

mA

Current

VCC= 5V; TA = 25°C

 

 

 

 

 

 

 

 

 

VIL

Input Low Voltage

MIN < VCC < MAX

 

-0.5

 

0.8

V

VIH

Input High Voltage

 

 

2.0

 

VCC + 1

V

VOL

Output Low Voltage

VCC = MIN; All Outputs

Com., Ind.

 

 

0.5

V

 

 

IOL = 24 mA

 

 

 

 

 

VOH

Output High Voltage

VCC = MIN

 

2.4

 

 

V

IOL = -4.0 mA

 

 

 

 

 

 

 

 

 

 

IOL

Output Low Current

VCC = MIN

Com.

24

 

 

mA

Ind.

12

 

 

mA

 

 

 

 

 

IOH

Output High Current

VCC = MIN

Com., Ind.

-4

 

 

mA

Note: 1. All ICC parameters measured with outputs open.

 

 

 

 

 

AC Waveforms (1)

Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V and 3.0V, unless otherwise specified.

3

AC Characteristics

 

 

 

 

-5

 

 

-7

 

Symbol

Parameter

Min

Max

Min

Max

Units

tPD

 

Input or Feedback to Non-Registered

1

5

3

7.5

ns

 

Output

 

 

 

 

 

 

 

tCF

 

Clock to Feedback

 

3

 

3

ns

tCO

 

Clock to Output

1

4

2

5

ns

tS

 

Input or Feedback Setup Time

3

 

5

 

ns

tH

 

Input Hold Time

0

 

0

 

ns

tP

 

Clock Period

6

 

8

 

ns

tW

 

Clock Width

3

 

4

 

ns

 

 

External Feedback 1/(tS+ tCO)

 

142

 

100

MHz

FMAX

 

Internal Feedback 1/(tS + tCF)

 

166

 

125

MHz

 

 

No Feedback 1/(tP)

 

166

 

125

MHz

tEA

 

Input to Output Enable —

2

6

3

9

ns

 

Product Term

 

 

 

 

 

 

 

tER

 

Input to Output Disable —

2

5

2

9

ns

 

Product Term

 

 

 

 

 

 

 

tPZX

 

 

 

 

 

 

 

 

 

OE pin to Output Enable

2

5

2

6

ns

tPXZ

 

 

 

 

 

 

 

 

 

OE pin to Output Disable

1.5

5

1.5

6

ns

Power Down AC Characteristics (1, 2, 3)

 

 

 

 

 

 

 

 

-5

 

 

-7

 

Symbol

Parameter

Min

Max

Min

Max

Units

tIVDH

 

Valid Input Before PD High

5

 

7.5

 

ns

tGVDH

 

 

 

 

 

 

 

 

 

 

 

 

 

Valid OE Before PD High

0

 

0

 

ns

tCVDH

 

Valid Clock Before PD High

0

 

0

 

ns

tDHIX

 

Input Don’t Care After PD High

 

5

 

7.5

ns

tDHGX

 

 

 

 

 

 

 

 

 

 

 

OE Don’t Care After PD High

 

5

 

7.5

ns

tDHCX

 

Clock Don’t Care After PD High

 

5

 

7.5

ns

tDLIV

 

PD Low to Valid Input

 

5

 

7.5

ns

tDLGV

 

 

 

 

 

 

 

 

 

 

PD Low to Valid OE

 

15

 

20

ns

tDLCV

 

PD Low to Valid Clock

 

15

 

20

ns

tDLOV

 

PD Low to Valid Output

 

20

 

25

ns

Notes: 1. Output data is latched and held. 2. HI-Z outputs remain HI-Z.

3. Clock and input transitions are ignored.

4

ATF16V8C

 

 

 

 

ATF16V8C

 

 

Input Test Waveforms and

 

Output Test Loads:

Measurement Levels:

Commercial

tR, tF < 1.5ns (10% to 90%)

Pin Capacitance

(f = 1 MHz, T = 25°C) (1)

 

 

 

 

 

Typ

Max

Units

Conditions

 

 

 

 

 

 

CIN

 

5

8

pF

VIN = 0V

 

 

 

 

 

 

COUT

 

6

8

pF

VOUT = 0V

 

 

 

 

 

 

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Power Up Reset

The ATF16V8C’s registers are designed to reset during power up. At a point delayed slightly from VCC crossing VRST, all registers will be reset to the low state. As a result, the registered output state will always be high on powerup.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how VCC actually rises in the system, the following conditions are required:

1)The VCC rise must be monotonic, from below .7 volts,

2)After reset occurs, all input and feedback setup times must be met before driving the clock term high, and

3)The signals from which the clock is derived must remain stable during tPR.

Parameter Description

Typ

Max

Units

 

 

 

 

 

tPR

Power-Up

600

1,000

ns

Reset Time

 

 

 

 

 

 

 

 

 

 

Power-Up

 

 

 

VRST

Reset

3.8

4.5

V

 

Voltage

 

 

 

 

 

 

 

 

5

Loading...
+ 11 hidden pages