ATMEL AT93C66W-10SI-2.7, AT93C66W-10SC-1.8, AT93C66-10TI-2.7, AT93C66-10TC-2.7, AT93C66-10TC-2.5 Datasheet

...
0 (0)

Features

Low-voltage and Standard-voltage Operation

5.0 (VCC = 4.5V to 5.5V)

2.7 (VCC = 2.7V to 5.5V)

2.5 (VCC = 2.5V to 5.5V)

1.8 (VCC = 1.8V to 5.5V)

User-selectable Internal Organization

1K: 128 x 8 or 64 x 16

2K: 256 x 8 or 128 x 16

4K: 512 x 8 or 256 x 16

3-wire Serial Interface

2 MHz Clock Rate (5V)

Self-timed Write Cycle (10 ms max)

High Reliability

Endurance: 1 Million Write Cycles

Data Retention: 100 Years

Automotive Grade and Extended Temperature Devices Available

8-lead PDIP, 8-lead JEDEC and EIAJ SOIC, and 8-lead TSSOP Packages

Description

The AT93C46/56/66 provides 1024/2048/4096 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 64/128/256 words of 16 bits each, when the ORG pin is connected to VCC and 128/256/512 words of 8 bits each when it is tied to ground. The device is optimized for use in many industrial and commercial applications where low power and low voltage operations are essential. The AT93C46/56/66 is available in space-saving 8-lead PDIP and 8-lead JEDEC and EIAJ SOIC packages. (continued)

Pin Configurations

Pin Name

Function

 

 

CS

Chip Select

 

 

SK

Serial Data Clock

 

 

DI

Serial Data Input

 

 

DO

Serial Data Output

 

 

GND

Ground

 

 

VCC

Power Supply

 

 

ORG

Internal Organization

 

 

DC

Don’t Connect

 

 

8-lead SOIC

Rotated (R)

(1K JEDEC Only)

DC

 

1

8

 

ORG

 

 

VCC

 

2

7

 

GND

 

 

CS

 

3

6

 

DO

 

 

SK

 

4

5

 

DI

 

 

 

 

 

 

 

 

 

 

8-lead PDIP

 

 

 

 

 

 

VCC

CS

 

1

8

 

 

 

SK

 

2

7

 

DC

 

 

DI

 

3

6

 

ORG

 

 

DO

 

4

5

 

GND

 

 

 

 

 

 

 

 

 

 

8-lead SOIC

 

 

 

 

 

 

 

 

CS

 

1

8

 

VCC

 

 

SK

 

2

7

 

DC

 

 

DI

 

3

6

 

ORG

 

 

DO

 

4

5

 

GND

 

 

 

 

 

 

 

 

 

 

8-lead TSSOP

 

CS

1

8

VCC

SK

2

7

DC

DI

3

6

ORG

DO

4

5

GND

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

3-wire Serial

EEPROMs

1K (128 x 8 or 64 x 16)

2K (256 x 8 or 128 x 16)

4K (512 x 8 or 256 x 16)

AT93C46

AT93C56

AT93C66

Rev. 0172O–08/01

1

ATMEL AT93C66W-10SI-2.7, AT93C66W-10SC-1.8, AT93C66-10TI-2.7, AT93C66-10TC-2.7, AT93C66-10TC-2.5 Datasheet

The AT93C46/56/66 is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a READ instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely selftimed and no separate ERASE cycle is required before WRITE. The WRITE cycle is only enabled when the part is in the ERASE/WRITE ENABLE state. When CS is brought “high” following the initiation of a WRITE cycle, the DO pin outputs the READY/BUSY status of the part.

The AT93C46 is available in 4.5V to 5.5V, 2.7V to 5.5V, 2.5V to 5.5V, and 1.8V to 5.5V versions. The AT93C56/66 is available in 4.5V to 5.5V, 2.7V to 5.5V, and 2.5V to 5.5V versions.

Absolute Maximum Ratings*

..................................Operating Temperature

-55°C to +125°C

*NOTICE: Stresses beyond those listed under “Absolute

 

 

Maximum Ratings” may cause permanent dam-

Storage Temperature .....................................

-65°C to +150°C

age to the device. This is a stress rating only and

 

 

functional operation of the device at these or any

Voltage on Any Pin

 

other conditions beyond those indicated in the

with Respect to Ground .....................................

-1.0V to +7.0V

operational sections of this specification is not

Maximum Operating Voltage

6.25V

implied. Exposure to absolute maximum rating

conditions for extended periods may affect

DC Output Current

5.0 mA

device reliability

 

 

 

 

Block Diagram

Notes: 1. When the ORG pin is connected to VCC, the x 16 organization is selected. When it is connected to ground, the x 8 organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pullup, then the x 16 organization is selected. The feature is not available on the 1.8V devices.

2.For the AT93C46, if x 16 organization is the mode of choice and Pin 6 (ORG) is left unconnected, Atmel recommends using the AT93C46A device. For more details, see the AT93C46A datasheet.

2 AT93C46/56/66

0172O–08/01

AT93C46/56/66

Pin Capacitance(1)

Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +5.0V (unless otherwise noted).

Symbol

 

Test Conditions

Max

Units

Conditions

 

 

 

 

 

 

COUT

 

Output Capacitance (DO)

5

pF

VOUT = 0V

CIN

 

Input Capacitance (CS, SK, DI)

5

pF

VIN = 0V

Note: 1.

This parameter is characterized and is not 100% tested.

 

 

 

DC Characteristics

Applicable over recommended operating range from: TAI = -40°C to +85°C, VCC = +1.8V to +5.5V, TAC = 0°C to +70°C, VCC = +1.8V to +5.5V (unless otherwise noted).

Symbol

 

Parameter

Test Condition

Min

Typ

Max

Unit

 

 

 

 

 

 

 

 

 

 

 

VCC1

 

Supply Voltage

 

 

 

 

1.8

 

5.5

V

VCC2

 

Supply Voltage

 

 

 

 

2.5

 

5.5

V

VCC3

 

Supply Voltage

 

 

 

 

2.7

 

5.5

V

VCC4

 

Supply Voltage

 

 

 

 

4.5

 

5.5

V

ICC

 

Supply Current

VCC = 5.0V

 

 

READ at 1.0 MHz

 

0.5

2.0

mA

 

 

 

 

 

 

 

 

 

 

 

WRITE at 1.0 MHz

 

0.5

2.0

mA

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ISB1

 

Standby Current

VCC = 1.8V

 

 

CS = 0V

 

0

0.1

µA

ISB2

 

Standby Current

VCC = 2.5V

 

 

CS = 0V

 

6.0

10.0

µA

ISB3

 

Standby Current

VCC = 2.7V

 

 

CS = 0V

 

6.0

10.0

µA

ISB4

 

Standby Current

VCC = 5.0V

 

 

CS = 0V

 

17

30

µA

IIL

 

Input Leakage

VIN = 0V to VCC

 

0.1

1.0

µA

IOL

 

Output Leakage

VIN = 0V to VCC

 

0.1

1.0

µA

(1)

 

Input Low Voltage

 

 

 

 

-0.6

 

0.8

 

VIL1

 

4.5V VCC 5.5V

 

V

(1)

 

Input High Voltage

2.0

 

VCC + 1

VIH1

 

 

 

 

 

 

 

(1)

 

Input Low Voltage

 

 

 

 

-0.6

 

VCC x 0.3

 

VIL2

 

1.8V VCC 2.7V

 

V

(1)

 

Input High Voltage

VCC x 0.7

 

VCC + 1

VIH2

 

 

 

 

 

 

 

VOL1

 

Output Low Voltage

4.5V VCC

5.5V

IOL = 2.1 mA

 

 

0.4

V

VOH1

 

Output High Voltage

IOH = -0.4 mA

2.4

 

 

V

 

 

 

 

 

 

VOL2

 

Output Low Voltage

1.8V VCC

2.7V

IOL = 0.15 mA

 

 

0.2

V

VOH2

 

Output High Voltage

IOH = -100 µA

VCC - 0.2

 

 

V

 

 

 

 

 

 

Note: 1.

VIL min and VIH max are reference only and are not tested.

 

 

 

 

3

0172O–08/01

AC Characteristics

Applicable over recommended operating range from TA = -40°C to + 85°C, VCC = As Specified,

CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol

 

Parameter

Test Condition

 

 

 

Min

Typ

Max

Units

 

 

 

 

 

 

 

 

 

 

 

 

 

 

4.5V VCC 5.5V

 

 

 

0

 

2

 

fSK

 

SK Clock

2.7V VCC 5.5V

 

 

 

0

 

1

MHz

 

Frequency

2.5V VCC

5.5V

 

 

 

0

 

0.5

 

 

 

1.8V VCC

5.5V

 

 

 

0

 

0.25

 

 

 

 

4.5V VCC 5.5V

 

 

 

250

 

 

 

tSKH

 

SK High Time

2.7V VCC 5.5V

 

 

 

250

 

 

ns

 

2.5V VCC 5.5V

 

 

 

500

 

 

 

 

 

1.8V VCC 5.5V

 

 

 

1000

 

 

 

 

 

 

4.5V VCC

5.5V

 

 

 

250

 

 

 

tSKL

 

SK Low Time

2.7V VCC

5.5V

 

 

 

250

 

 

ns

 

2.5V VCC 5.5V

 

 

 

500

 

 

 

 

 

1.8V VCC 5.5V

 

 

 

1000

 

 

 

 

 

 

4.5V VCC 5.5V

 

 

 

250

 

 

 

tCS

 

Minimum CS

2.7V VCC 5.5V

 

 

 

250

 

 

ns

 

Low Time

2.5V VCC

5.5V

 

 

 

500

 

 

 

 

 

1.8V VCC

5.5V

 

 

 

1000

 

 

 

 

 

 

 

 

4.5V

VCC 5.5V

50

 

 

 

tCSS

 

CS Setup Time

Relative to SK

2.7V

VCC 5.5V

50

 

 

ns

 

2.5V

VCC

5.5V

100

 

 

 

 

 

 

 

1.8V

VCC 5.5V

200

 

 

 

 

 

 

 

 

4.5V

VCC

5.5V

100

 

 

 

tDIS

 

DI Setup Time

Relative to SK

2.7V

VCC

5.5V

100

 

 

ns

 

2.5V

VCC

5.5V

200

 

 

 

 

 

 

 

1.8V

VCC 5.5V

400

 

 

 

tCSH

 

CS Hold Time

Relative to SK

 

 

 

0

 

 

ns

 

 

 

 

 

4.5V

VCC 5.5V

100

 

 

 

tDIH

 

DI Hold Time

Relative to SK

2.7V

VCC 5.5V

100

 

 

ns

 

2.5V

VCC

5.5V

200

 

 

 

 

 

 

 

1.8V

VCC 5.5V

400

 

 

 

 

 

 

 

 

4.5V

VCC

5.5V

 

 

250

 

tPD1

 

Output Delay to ‘1’

AC Test

 

2.7V

VCC

5.5V

 

 

250

ns

 

 

2.5V

VCC

5.5V

 

 

500

 

 

 

 

 

1.8V

VCC 5.5V

 

 

1000

 

 

 

 

 

 

4.5V

VCC 5.5V

 

 

250

 

tPD0

 

Output Delay to ‘0’

AC Test

 

2.7V

VCC 5.5V

 

 

250

ns

 

 

2.5V

VCC

5.5V

 

 

500

 

 

 

 

 

1.8V

VCC

5.5V

 

 

1000

 

 

 

 

 

 

4.5V

VCC 5.5V

 

 

250

 

tSV

 

CS to Status Valid

AC Test

 

2.7V

VCC 5.5V

 

 

250

ns

 

 

2.5V

VCC

5.5V

 

 

500

 

 

 

 

 

1.8V

VCC 5.5V

 

 

1000

 

 

 

 

 

 

4.5V

VCC

5.5V

 

 

100

 

tDF

 

CS to DO in High

AC Test

 

2.7V VCC

5.5V

 

 

100

ns

 

Impedance

CS = VIL

 

2.5V VCC

5.5V

 

 

200

 

 

 

 

 

1.8V

VCC 5.5V

 

 

400

 

tWP

 

Write Cycle Time

 

 

 

 

 

 

 

10

ms

 

 

 

 

 

 

 

 

 

 

 

 

 

4.5V

VCC 5.5V

 

3

 

ms

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Endurance(1)

5.0V, 25°C, Page Mode

 

 

 

 

1M

 

 

Write Cycles

Note:

1. This parameter is characterized and is not 100% tested.

 

 

 

 

 

4 AT93C46/56/66

0172O–08/01

 

 

 

 

 

 

 

 

 

 

 

AT93C46/56/66

 

 

 

 

 

 

 

 

 

 

 

 

Instruction Set for the AT93C46

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Op

Address

 

Data

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Instruction

SB

Code

x 8

 

x 16

x 8

 

x 16

Comments

 

 

 

 

 

 

 

 

 

 

 

 

READ

1

10

A6 - A0

 

A5 - A0

 

 

 

Reads data stored in memory, at

 

 

 

 

 

 

 

 

 

 

specified address.

 

 

 

 

 

 

 

 

 

 

 

 

EWEN

1

00

11XXXXX

 

11XXXX

 

 

 

Write enable must precede all

 

 

 

 

 

 

 

 

 

 

programming modes.

 

 

 

 

 

 

 

 

 

 

 

 

ERASE

1

11

A6 - A0

 

A5 - A0

 

 

 

Erase memory location An - A0.

 

WRITE

1

01

A6 - A0

 

A5 - A0

D7 - D0

 

D15 - D0

Writes memory location An - A0.

 

ERAL

1

00

10XXXXX

 

10XXXX

 

 

 

Erases all memory locations. Valid

 

 

 

 

 

 

 

 

 

 

only at VCC = 4.5V to 5.5V.

 

WRAL

1

00

01XXXXX

 

01XXXX

D7 - D0

 

D15 - D0

Writes all memory locations. Valid

 

 

 

 

 

 

 

 

 

 

only at VCC = 4.5V to 5.5V.

 

EWDS

1

00

00XXXXX

 

00XXXX

 

 

 

Disables all programming

 

 

 

 

 

 

 

 

 

 

instructions.

 

 

 

 

 

 

 

 

 

 

 

 

5

0172O–08/01

Loading...
+ 10 hidden pages