Texas Instruments Evaluation Module DAC8555EVM User Manual
Size:
1.43 Mb
Download

User's Guide

SLAU204 – December 2006

DAC8555EVM User's Guide

This user’s guide describes the characteristics, operation and use of the DAC8555 Evaluation Module (EVM). It covers all matters related to proper use and configuration of this EVM along with the devices that it supports. The physical printed circuit board (PCB) layout, schematic diagram and circuit descriptions are also included. For a more detailed description of the DAC8555, see the product data sheet available from the Texas Instruments web site athttp://www.ti.com. Additional support documents are listed in the section of this guide entitledRelated Documentation from Texas Instruments. Throughout this document, the acronymEVM and the phrasesevaluation module anddemonstration board are synonymous with the DAC8555EVM.

TMS320C5000, TMS320C6000 are trademarks of Texas Instruments.

LabVIEW is a trademark of National Instruments.

SLAU204 –December2006

DAC8555EVM User's Guide

1

Submit Documentation Feedback

www.ti.com

 

 

Contents

 

1

Overview .............................................................................................

 

3

2

PCB Design and Performance....................................................................

6

3

EVM Operation ....................................................................................

 

16

4

Schematic ..........................................................................................

 

22

 

 

List of Figures

 

1

DAC8555EVM Functional Block Diagram .......................................................

5

2

DAC8555EVM PCB—Top Silkscreen Image ...................................................

7

3

DAC8555EVM PCB—Layer

1 (Top Signal Layer) .............................................

7

4

DAC8555EVM PCB—Layer

2 (Ground Plane) .................................................

8

5

DAC8555EVM PCB—Layer

3 (Power Plane) ..................................................

8

6

DAC8555EVM PCB—Layer

4 (Bottom Signal Layer) .........................................

9

7

DAC8555EVM PCB—Bottom

Silkscreen Image ...............................................

9

8

DAC8555EVM—Drill Drawing ...................................................................

10

9

INL and DNL Characterization Graph of DAC A ..............................................

11

10

INL and DNL Characterization Graph of DAC B ..............................................

12

11

INL and DNL Characterization Graph of DAC C..............................................

13

12

INL and DNL Characterization Graph of DAC D..............................................

14

 

 

List of Tables

 

1

DAC8555EVM Parts List .........................................................................

 

15

2

Factory Default Jumper Settings ................................................................

16

3

DAC Output Channel Mapping ..................................................................

17

4

Unity Gain Output Jumper Settings.............................................................

18

5

Output Gain of 2 Jumper Settings ..............................................................

18

6

Capacitive Load Drive Output Jumper Settings ...............................................

19

7

Jumper Settings and Functions .................................................................

19

2

DAC8555EVM User's Guide

SLAU204 –December2006

Submit Documentation Feedback

www.ti.com

Overview

1Overview

This section gives a general overview of the DAC8555EVM and describes some of the factors that must be considered when using this demonstration board.

1.1Features

The DAC8555EVM is a simple evaluation module designed for a quick and easy way to evaluate the functionality and performance of the high-resolution,quad-channel,serial input DAC8555digital-to-analogconverter (DAC). This EVM features a serial interface to communicate with any host microprocessor or TIDSP-basedsystem.

1.2Power Requirements

This subsection describes the power requirements for this device.

1.2.1Supply Voltage

The DC power supply requirement for the digital section (VDD) of this EVM is typically +5V connected to theJ5-1terminal or via theJ3-10terminal (when plugged in with another EVM board or interface card) and is referenced to ground through theJ5-2andJ3-5terminals. The DC power supply requirements for the analog section of this EVM are: VCC and VSS range from +15.75V to–15.75V(maximum), connecting throughJ1-3andJ1-1respectively, or through terminalsJ3-1andJ3-2.The +5VA connects through terminalsJ5-3orJ3-3,and the +3.3VA connects through terminalJ3-8.All of the analog power supplies are referenced to analog ground through terminalsJ1-2andJ3-6.

The analog power supply for the device under test, U1, can be powered by either +5VA or +3.3VA by selecting the proper position of jumper JMP7. This configuration allows the DAC8555 analog section to operate from either supply power while the I/O and digital section are powered by +5V, VDD.

The VCC supply source is primarily used to provide the positive rail of the external output op amp, U2, the reference chip, U3 and the reference buffer, U4. The negative rail of the output op amp, U2, can be selected between VSS and AGND via jumper JMP10. The external op amp is installed as an option to provide output signal conditioning or to boost capacitive load drive, or for other desired output mode requirements.

CAUTION

To avoid potential damage to the EVM board, be sure that the correct cables are connected to their respective terminals as labeled on the EVM board. Stresses above the maximum listed voltage ratings may cause permanent damage to the device.

1.2.2Reference Voltage

The +5V precision voltage reference is provided to supply the external voltage reference for the DAC through the REF02 (U3) via jumper JMP8, by shorting pins 1 and 2. The reference voltage goes through an adjustable 100kΩ potentiometer, R15, in series with 20kΩ, R16, to allow the user to adjust the reference voltage to its desired settings. The voltage reference is then buffered through U4A as seen by the device under test. The test points TP2, TP3 and TP4 are also provided, as well asJ4-18andJ4-20,in order to allow the user to connect another external reference source if the onboard reference circuit is not desired. The external voltage reference should not exceed +5V DC.

The REF02 precision reference is powered by VCC (+15V) through either terminalJ1-3orJ3-1.

SLAU204 –December2006

DAC8555EVM User's Guide

3

Submit Documentation Feedback