Texas Instruments ADS5423 EVM, ADS5424 EVM, ADS5433 EVM, ADS5411 EVM User Manual
Size:
274.03 Kb
Download

ADS5423/24/33 and ADS5411 EVM

User Guide

User's Guide

February 2006

SLWU020B

2

SLWU020B –February2005–RevisedFebruary 2006

Submit Documentation Feedback

Contents

1

Overview ...................................................................................................................

5

 

1.1

Purpose ..............................................................................................................

5

 

1.2

EVM Basic Functions...............................................................................................

5

 

1.3

Power Requirements ...............................................................................................

5

 

 

1.3.1 Voltage Limits ..............................................................................................

5

 

1.4

EVM Operational Procedure ......................................................................................

5

2

Circuit Description .....................................................................................................

7

 

2.1

Schematic Diagram.................................................................................................

7

 

2.2

Circuit Function .....................................................................................................

7

 

 

2.2.1

Analog Inputs ..............................................................................................

7

 

 

2.2.2

Power ........................................................................................................

7

 

 

2.2.3

Outputs ......................................................................................................

7

3

Parts List

..................................................................................................................

9

4

Physical Description .................................................................................................

11

 

4.1

PCB ........................................................................................................Layout

11

 

4.2

Schematics .........................................................................................................

17

SLWU020B –February2005–RevisedFebruary 2006

Contents

3

Submit Documentation Feedback

 

 

List of Figures

4-1

Top Layer....................................................................................................................

11

4-2

Layer 2, Ground Plane ....................................................................................................

12

4-3

Layer 3, Power Plane #1 ..................................................................................................

13

4-4

Layer 4, Power Plane #2 ..................................................................................................

14

4-5

Layer 5, Ground Plane ....................................................................................................

15

4-6

Layer 6, Bottom Layer ....................................................................................................

16

 

 

List of Tables

1-1

Three Pin Jumper List Table

............................................................................................... 6

2-1

Output Connector J9 ........................................................................................................

8

2-2

Test Point Description.......................................................................................................

8

3-1

Bill of Materials for EVM ....................................................................................................

9

4

List of Figures

SLWU020B –February2005–RevisedFebruary 2006

Submit Documentation Feedback

Chapter 1

SLWU020B – February 2005 – Revised February 2006

Overview

This User’s Guide document gives a general overview of the ADS5423/24/33 and ADS5411 evaluation module (EVM) and provides a general description of the features and functions to be considered while using this module.

1.1Purpose

The EVM provides a platform for evaluating the ADS5423/24/33 14-bitanalog-to-digitalconverter (ADC) under various signals, references, and supply conditions. This evaluation module also allows the evaluation of the ADS5411, an11-bitanalog-to-digitalconverter. This document should be used in combination with the EVM schematic diagram supplied.

1.2EVM Basic Functions

Analog input to the ADC is provided via external SMA connectors. The single-endedinput the user provides is converted into a differential signal at the input of the device. One input path uses a differential amplifier, while the other input is transformer coupled.

The EVM provides an external SMA connector for input of the ADC clock. The single-endedinput the user provides is converted into a differential signal at the input of the device.

Digital output from the EVM is via a 40-pinconnector. The digital outputs from the ADC are buffered before going to the connector.

Power connections to the EVM are via banana jack sockets. Separate sockets are provided for the ADC analog and digital supplies, the external buffer supply, and the differential amplifier supply.

1.3Power Requirements

The EVM can be powered directly with only two supplies: a 3.3-Vsupply for the ADC digital driver supply and external buffer supply, and 5 V for the ADC analog supply if using the EVM with transformer coupled analog inputs. If using the differential amplifier analog inputs, ±5 V is required. Provision has also been made to allow the EVM to be powered with independent3.3-Vsupplies to provide higher performance.

1.3.1 Voltage Limits

Exceeding the maximum input voltages can damage EVM components. Under voltage may cause improper operation of some or all of the EVM components.

1.4EVM Operational Procedure

The EVM provides a flexible means of evaluating the ADS5423/24/33 or ADS5411 in a number of modes of operation. A basic setup procedure that can be used as a board confidence check is as follows:

1. Verify all jumper settings against the schematic jumper list in Table 1-1.

SLWU020B –February2005–RevisedFebruary 2006

Overview

5

Submit Documentation Feedback

www.ti.com

EVM Operational Procedure

Table 1-1.Three Pin Jumper List Table

JUMPER

FUNCTION

LOCATION: PINS 1–2

LOCATION: PINS 2–3

DEFAULT

SJP3

Provides AIN+ source to ADC

Source provided from T2

Source provided from Diff Amp

1–2

 

device

 

 

 

SJP4

Provides AIN– source to ADC

Source provided from Diff Amp

Source provided from T2

2-3

 

device

 

 

 

2.Connect supplies to the EVM as follows:

+5 V (4.75 V–5.25V) ADC analog supply to J3 and return to J2. +3.3 V (3V–3.6V) digital buffer supply to J4 and J1 and return to J6

3.Switch power supplies on.

4.Use a function generator with 50-Ω output to input a105-MHz,0-Voffset,1-Vrmssine-wavesignal into J5. The frequency of the clock must be within the specification for the device speed grade.

5.Supply an input signal by using a frequency generator with a 50-Ω output to provide a 15.5 MHz,0-Voffset,–1-dBFSamplitudesine-wavesignal into J11. Afull-scaleinput tone into the ADC device is a differential 2.2 Vpp and dBFS can be calculated by using the following formula:

* dBFS+ 20 log

captured max code * captured min code

 

, where N is the number of bits.

2N

 

 

6.The digital pattern on the output connector J9 should now represent a 2'scompliment sine wave and can be monitored using a logic analyzer.

6

Overview

SLWU020B –February2005–RevisedFebruary 2006

Submit Documentation Feedback

Chapter 2

SLWU020B – February 2005 – Revised February 2006

Circuit Description

2.1Schematic Diagram

The schematic diagram for the EVM is attached at the end of this document.

2.2Circuit Function

The following paragraphs describe the function of EVM circuits. See the relevant data sheet for the device operating characteristics.

2.2.1 Analog Inputs

The EVM can be configured to provide the ADC with either transformer-coupledor differential amplifier inputs from asingle-endedsource. The default configuration uses the transformer configuration for which the layout has been optimized to give the best performance. The inputs are provided via SMA connectors J11 for transformer coupled input and J10 for differential amplifier input. To setup for one of these options, the EVM must be configured as follows:

1.For a 1:1 transformer coupled input to the ADC, a single ended source is connected to J11. SJP3 has pins 1 and 2 shorted and SJP4 has pins 2 and 3 shorted. This is the default configuration for the EVM.

2.For a differential input into the amplifier, the input source is connected to J10. SJP3 has pins 2 and 3 shorted and SJP4 has pins 1 and 2 shorted. ±5VDC must be connected to the board to provide power to U3 and U4 for this configuration.

2.2.2Power

Power is supplied to the EVM via banana jack sockets. A separate connection is provided for a +3.3V digital buffer supply (J1 and J2), 5-Vanalog supply (J3 and J2),±5-Vamplifier supply (J7, J8, and J12), and3.3-Vexternal buffer supply (J4 and J6). A single3.3-Vbuffer supply could be used by installing L6. In this case, connect the 3.3 V to J1 and the return to J2.

2.2.3 Outputs

The data outputs from the ADC are buffered using a Texas Instruments SN74AVC16244. Output data header J9 is a standard 40-pinheader on a100-milgrid, and allows easy connection to a logic analyzer. The connector pinout is listed inTable 2-1.Furthermore, two test points are provided and can be monitored using a multimeter. Description of the test points is listed inTable 2-2.

SLWU020B –February2005–RevisedFebruary 2006

Circuit Description

7

Submit Documentation Feedback

www.ti.com

Circuit Function

Table 2-1.Output Connector J9

J9 PIN

DESCRIPTION

J9 PIN

DESCRIPTION

1

CLK

21

DATA BIT 6

2

GND

22

GND

3

NC

23

DATA BIT 7

4

GND

24

GND

5

NC

25

DATA BIT 8

6

GND

26

GND

7

NC

27

DATA BIT 9

8

GND

28

GND

9

DATA BIT 0 (LSB)

29

DATA BIT 10

10

GND

30

GND

11

DATA BIT 1

31

DATA BIT 11

12

GND

32

GND

13

DATA BIT 2

33

DATA BIT 12

14

GND

34

GND

15

DATA BIT 3

35

DATA BIT 13 (MSB)

16

GND

36

GND

17

DATA BIT 4

37

OVERFLOW

18

GND

38

GND

19

DATA BIT 5

39

DRVDD

20

GND

40

GND

 

Table 2-2.Test Point Description

TEST POINT

FUNCTION

J14

Monitor Vref (AVDD/2)

J17

Monitor DMID (DVDD/2)

8

Circuit Description

SLWU020B –February2005–RevisedFebruary 2006

 

 

Submit Documentation Feedback

Chapter 3

SLWU020B – February 2005 – Revised February 2006

Parts List

Table 3-1 lists the parts used in constructing the EVM

Table 3-1.Bill of Materials for EVM

 

VALUE

QTY

PART NUMBER

VENDOR

REF DES

NOT

 

 

 

 

 

 

INSTALLED

CAPACITORS

 

 

 

 

 

0.1 μF, 25 V,+80/–20%

4

ECJ-0EF1E104Z

Panasonic

C1, C2, C3, C4

 

Capacitor

 

 

 

 

 

0.01

μF, 25 V,+80/–20%

6

ECJ-0EF1E103Z

Panasonic

C30, C31, C32, C33,

 

Capacitor

 

 

 

C34, C35

 

220 pF, 50 V, 5%, Capacitor

6

ECJ-OEC1H221J

Panasonic

C41–C46

 

22 pF, 50 V, 5%, Capacitor

1

ECJ-1VC1H220J

Panasonic

C26

 

220 pF, 50 V, 5%, Capacitor

3

ECJ-1VC1H221J

Panasonic

C47, C48, C49

 

0.01

μF,16 V, 10% Capacitor

7

ECJ-1VB1C103K

Panasonic

C27, C28, C29, C36,

 

 

 

 

 

 

C37, C38, C39

 

0.1 μF,16 V, 10% Capacitor

12

ECJ-1VB1C104K

Panasonic

C6, C8, C11, C12,

 

 

 

 

 

 

C14, C16, C17, C18,

 

 

 

 

 

 

C19, C24, C25, C40

 

470 pF,50 V, 5% Capacitor

4

ECJ-1VC1H471J

Panasonic

C20, C21, C22, C23

 

10 μF, 10 V, 10%, Capacitor

1

ECS-T1AX106R

Panasonic

C15

 

33 μF, 10 V, 10% Capacitor

5

ECS-T1AX336R

Panasonic

C5, C7, C9, C10,

 

 

 

 

 

 

C13

 

RESISTORS

 

 

 

 

 

51.1

Ω

2

CTS_742

CTS

R5, R25

 

0 Ω

 

2

CTS_742

CTS

R7, R8

 

24.9

Ω resistor, 1/16 W, 1%

4

ERJ-3EKF24R9V

Panasonic

R6, R11, R12, R27

 

49.9

Ω resistor, 1/16 W, 1 %

5

ERJ-6EKF49R9V

Panasonic

R1, R4, R10, R18,

R9

 

 

 

 

 

R23

 

36.5

Ω resistor, 1/16 W, 1%

2

ERJ-6EKF36R5V

Panasonic

R2, R3

 

499 Ω resistor, 1/16 W, 1%

4

ERJ-6EKF4990V

Panasonic

R14, R15, R16, R17

 

0 Ω resistor, 1/16 W, 1%

1

ERJ-6ENF0R00V

Panasonic

R24

 

200 Ω resistor, 1/16 W, 1%

0

ERJ-3RKF2000X

Panasonic

 

R13

FERRITE BEAD, JUMPER, TRANSFORMER, JACKS, CONN etc.

Ferrite Bead

5

EXC-ML32A680U

Minicircuits

L1–L5

 

ADT1-1WT

1

ADT1-1WT

Minicircuits

T2

 

ADT4-1WT

1

ADT4-1WT

NEWARK

T3

 

SMA End Small

3

16F3627

Keystone

J5, J10, J11

 

Red Test Point

1

5001K-ND

Keystone

J14

 

Black Test Point

1

5000K-ND

Allied

J17

 

Red Banana Jack

5

ST-351A

Allied

J1, J3, J4, J8, J12

 

Black Banana Jack

3

ST-351B

Samtec

J2, J6, J7

 

40-PinIDC Connector

1

TSW-120-07-L-D

 

J9

 

3 Circuit Jumper

2

 

 

SJP3, SJP4

 

SLWU020B –February2005–RevisedFebruary 2006

 

 

Parts List

9

Submit Documentation Feedback

 

 

 

 

 

www.ti.com

Table 3-1.Bill of Materials for EVM (continued)

VALUE

QTY

PART NUMBER

VENDOR

REF DES

NOT

 

 

 

 

 

INSTALLED

ICs

 

 

 

 

 

ADS5423/24/33 or ADS5411

1

ADS5423/24/33 or

Texas Instruments

U1

 

 

 

ADS5411

 

 

 

SN74AVC16244

1

SN74AVC16244DGG

Texas Instruments

U2

 

THS4503

1

THS4503

Texas Instruments

U3

 

THS4601

1

THS4601

Texas Instruments

U4

 

Surface Mount Jumper Location: SJP3(2–1),SJP4(2–3)

10

Parts List

SLWU020B –February2005–RevisedFebruary 2006

 

 

Submit Documentation Feedback